mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
c72fe200ad
using the subtarget. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210595 91177308-0d34-0410-b5e6-96231b3b80d8
134 lines
4.6 KiB
C++
134 lines
4.6 KiB
C++
//===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides X86 specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef X86MCTARGETDESC_H
|
|
#define X86MCTARGETDESC_H
|
|
|
|
#include "llvm/Support/DataTypes.h"
|
|
#include <string>
|
|
|
|
namespace llvm {
|
|
class MCAsmBackend;
|
|
class MCCodeEmitter;
|
|
class MCContext;
|
|
class MCInstrInfo;
|
|
class MCObjectWriter;
|
|
class MCRegisterInfo;
|
|
class MCSubtargetInfo;
|
|
class MCRelocationInfo;
|
|
class MCStreamer;
|
|
class Target;
|
|
class Triple;
|
|
class StringRef;
|
|
class raw_ostream;
|
|
|
|
extern Target TheX86_32Target, TheX86_64Target;
|
|
|
|
/// DWARFFlavour - Flavour of dwarf regnumbers
|
|
///
|
|
namespace DWARFFlavour {
|
|
enum {
|
|
X86_64 = 0, X86_32_DarwinEH = 1, X86_32_Generic = 2
|
|
};
|
|
}
|
|
|
|
/// N86 namespace - Native X86 register numbers
|
|
///
|
|
namespace N86 {
|
|
enum {
|
|
EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7
|
|
};
|
|
}
|
|
|
|
namespace X86_MC {
|
|
std::string ParseX86Triple(StringRef TT);
|
|
|
|
/// GetCpuIDAndInfo - Execute the specified cpuid and return the 4 values in
|
|
/// the specified arguments. If we can't run cpuid on the host, return true.
|
|
bool GetCpuIDAndInfo(unsigned value, unsigned *rEAX,
|
|
unsigned *rEBX, unsigned *rECX, unsigned *rEDX);
|
|
/// GetCpuIDAndInfoEx - Execute the specified cpuid with subleaf and return
|
|
/// the 4 values in the specified arguments. If we can't run cpuid on the
|
|
/// host, return true.
|
|
bool GetCpuIDAndInfoEx(unsigned value, unsigned subleaf, unsigned *rEAX,
|
|
unsigned *rEBX, unsigned *rECX, unsigned *rEDX);
|
|
|
|
void DetectFamilyModel(unsigned EAX, unsigned &Family, unsigned &Model);
|
|
|
|
unsigned getDwarfRegFlavour(Triple TT, bool isEH);
|
|
|
|
void InitLLVM2SEHRegisterMapping(MCRegisterInfo *MRI);
|
|
|
|
/// createX86MCSubtargetInfo - Create a X86 MCSubtargetInfo instance.
|
|
/// This is exposed so Asm parser, etc. do not need to go through
|
|
/// TargetRegistry.
|
|
MCSubtargetInfo *createX86MCSubtargetInfo(StringRef TT, StringRef CPU,
|
|
StringRef FS);
|
|
}
|
|
|
|
MCCodeEmitter *createX86MCCodeEmitter(const MCInstrInfo &MCII,
|
|
const MCRegisterInfo &MRI,
|
|
const MCSubtargetInfo &STI,
|
|
MCContext &Ctx);
|
|
|
|
MCAsmBackend *createX86_32AsmBackend(const Target &T, const MCRegisterInfo &MRI,
|
|
StringRef TT, StringRef CPU);
|
|
MCAsmBackend *createX86_64AsmBackend(const Target &T, const MCRegisterInfo &MRI,
|
|
StringRef TT, StringRef CPU);
|
|
|
|
/// createX86WinCOFFStreamer - Construct an X86 Windows COFF machine code
|
|
/// streamer which will generate PE/COFF format object files.
|
|
///
|
|
/// Takes ownership of \p AB and \p CE.
|
|
MCStreamer *createX86WinCOFFStreamer(MCContext &C, MCAsmBackend &AB,
|
|
MCCodeEmitter *CE, raw_ostream &OS,
|
|
bool RelaxAll);
|
|
|
|
/// createX86MachObjectWriter - Construct an X86 Mach-O object writer.
|
|
MCObjectWriter *createX86MachObjectWriter(raw_ostream &OS,
|
|
bool Is64Bit,
|
|
uint32_t CPUType,
|
|
uint32_t CPUSubtype);
|
|
|
|
/// createX86ELFObjectWriter - Construct an X86 ELF object writer.
|
|
MCObjectWriter *createX86ELFObjectWriter(raw_ostream &OS,
|
|
bool IsELF64,
|
|
uint8_t OSABI,
|
|
uint16_t EMachine);
|
|
/// createX86WinCOFFObjectWriter - Construct an X86 Win COFF object writer.
|
|
MCObjectWriter *createX86WinCOFFObjectWriter(raw_ostream &OS, bool Is64Bit);
|
|
|
|
/// createX86_64MachORelocationInfo - Construct X86-64 Mach-O relocation info.
|
|
MCRelocationInfo *createX86_64MachORelocationInfo(MCContext &Ctx);
|
|
|
|
/// createX86_64ELFORelocationInfo - Construct X86-64 ELF relocation info.
|
|
MCRelocationInfo *createX86_64ELFRelocationInfo(MCContext &Ctx);
|
|
} // End llvm namespace
|
|
|
|
|
|
// Defines symbolic names for X86 registers. This defines a mapping from
|
|
// register name to register number.
|
|
//
|
|
#define GET_REGINFO_ENUM
|
|
#include "X86GenRegisterInfo.inc"
|
|
|
|
// Defines symbolic names for the X86 instructions.
|
|
//
|
|
#define GET_INSTRINFO_ENUM
|
|
#include "X86GenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#include "X86GenSubtargetInfo.inc"
|
|
|
|
#endif
|