mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-24 09:29:42 +00:00
351b7a10e2
Listing all of the attributes for the callee of a call/invoke instruction is way too much and makes the IR unreadable. Use references to attributes instead. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175877 91177308-0d34-0410-b5e6-96231b3b80d8
73 lines
2.8 KiB
LLVM
73 lines
2.8 KiB
LLVM
target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:32:64-v128:32:128-a0:0:32-n32-S32"
|
|
target triple = "thumbv7-apple-ios0"
|
|
|
|
; RUN: opt -S -instcombine < %s | FileCheck %s
|
|
|
|
define <4 x i32> @mulByZero(<4 x i16> %x) nounwind readnone ssp {
|
|
entry:
|
|
%a = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> %x, <4 x i16> zeroinitializer) nounwind
|
|
ret <4 x i32> %a
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: ret <4 x i32> zeroinitializer
|
|
}
|
|
|
|
define <4 x i32> @mulByOne(<4 x i16> %x) nounwind readnone ssp {
|
|
entry:
|
|
%a = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> %x, <4 x i16> <i16 1, i16 1, i16 1, i16 1>) nounwind
|
|
ret <4 x i32> %a
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: %a = sext <4 x i16> %x to <4 x i32>
|
|
; CHECK-NEXT: ret <4 x i32> %a
|
|
}
|
|
|
|
define <4 x i32> @constantMul() nounwind readnone ssp {
|
|
entry:
|
|
%a = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> <i16 3, i16 3, i16 3, i16 3>, <4 x i16> <i16 2, i16 2, i16 2, i16 2>) nounwind
|
|
ret <4 x i32> %a
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: ret <4 x i32> <i32 6, i32 6, i32 6, i32 6>
|
|
}
|
|
|
|
define <4 x i32> @constantMulS() nounwind readnone ssp {
|
|
entry:
|
|
%b = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> <i16 -1, i16 -1, i16 -1, i16 -1>, <4 x i16> <i16 1, i16 1, i16 1, i16 1>) nounwind
|
|
ret <4 x i32> %b
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: ret <4 x i32> <i32 -1, i32 -1, i32 -1, i32 -1>
|
|
}
|
|
|
|
define <4 x i32> @constantMulU() nounwind readnone ssp {
|
|
entry:
|
|
%b = tail call <4 x i32> @llvm.arm.neon.vmullu.v4i32(<4 x i16> <i16 -1, i16 -1, i16 -1, i16 -1>, <4 x i16> <i16 1, i16 1, i16 1, i16 1>) nounwind
|
|
ret <4 x i32> %b
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: ret <4 x i32> <i32 65535, i32 65535, i32 65535, i32 65535>
|
|
}
|
|
|
|
define <4 x i32> @complex1(<4 x i16> %x) nounwind readnone ssp {
|
|
entry:
|
|
%a = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> <i16 2, i16 2, i16 2, i16 2>, <4 x i16> %x) nounwind
|
|
%b = add <4 x i32> zeroinitializer, %a
|
|
ret <4 x i32> %b
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: %a = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> <i16 2, i16 2, i16 2, i16 2>, <4 x i16> %x) [[NUW:#[0-9]+]]
|
|
; CHECK-NEXT: ret <4 x i32> %a
|
|
}
|
|
|
|
define <4 x i32> @complex2(<4 x i32> %x) nounwind readnone ssp {
|
|
entry:
|
|
%a = tail call <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16> <i16 3, i16 3, i16 3, i16 3>, <4 x i16> <i16 2, i16 2, i16 2, i16 2>) nounwind
|
|
%b = add <4 x i32> %x, %a
|
|
ret <4 x i32> %b
|
|
; CHECK: entry:
|
|
; CHECK-NEXT: %b = add <4 x i32> %x, <i32 6, i32 6, i32 6, i32 6>
|
|
; CHECK-NEXT: ret <4 x i32> %b
|
|
}
|
|
|
|
declare <4 x i32> @llvm.arm.neon.vmulls.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
|
|
declare <4 x i32> @llvm.arm.neon.vmullu.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
|
|
|
|
; CHECK: attributes #0 = { nounwind readnone ssp }
|
|
; CHECK: attributes #1 = { nounwind readnone }
|
|
; CHECK: attributes [[NUW]] = { nounwind }
|