mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-31 12:30:06 +00:00
The fixes are to note that AArch64 has additional restrictions on when local relocations can be used. In particular, ld64 requires that relocations to cstring/cfstrings use linker visible symbols. Original message: In an assembly expression like bar: .long L0 + 1 the intended semantics is that bar will contain a pointer one byte past L0. In sections that are merged by content (strings, 4 byte constants, etc), a single position in the section doesn't give the linker enough information. For example, it would not be able to tell a relocation must point to the end of a string, since that would look just like the start of the next. The solution used in ELF to use relocation with symbols if there is a non-zero addend. In MachO before this patch we would just keep all symbols in some sections. This would miss some cases (only cstrings on x86_64 were implemented) and was inefficient since most relocations have an addend of 0 and can be represented without the symbol. This patch implements the non-zero addend logic for MachO too. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@226503 91177308-0d34-0410-b5e6-96231b3b80d8
60 lines
1.7 KiB
ArmAsm
60 lines
1.7 KiB
ArmAsm
// RUN: llvm-mc -triple aarch64-apple-darwin14 %s -filetype=obj -o - | llvm-readobj -r --expand-relocs | FileCheck %s
|
|
|
|
// Test that we "S + K" produce a relocation with a symbol, but just S produces
|
|
// a relocation with the section.
|
|
|
|
.section __TEXT,__literal4,4byte_literals
|
|
L0:
|
|
.long 42
|
|
|
|
.section __TEXT,__cstring,cstring_literals
|
|
L1:
|
|
.asciz "42"
|
|
|
|
.section __DATA,__data
|
|
.quad L0
|
|
.quad L0 + 1
|
|
.quad L1
|
|
.quad L1 + 1
|
|
|
|
// CHECK: Relocations [
|
|
// CHECK-NEXT: Section __data {
|
|
// CHECK-NEXT: Relocation {
|
|
// CHECK-NEXT: Offset: 0x18
|
|
// CHECK-NEXT: PCRel: 0
|
|
// CHECK-NEXT: Length: 3
|
|
// CHECK-NEXT: Extern: 1
|
|
// CHECK-NEXT: Type: ARM64_RELOC_UNSIGNED (0)
|
|
// CHECK-NEXT: Symbol: L1
|
|
// CHECK-NEXT: Scattered: 0
|
|
// CHECK-NEXT: }
|
|
// CHECK-NEXT: Relocation {
|
|
// CHECK-NEXT: Offset: 0x10
|
|
// CHECK-NEXT: PCRel: 0
|
|
// CHECK-NEXT: Length: 3
|
|
// CHECK-NEXT: Extern: 1
|
|
// CHECK-NEXT: Type: ARM64_RELOC_UNSIGNED (0)
|
|
// CHECK-NEXT: Symbol: L1
|
|
// CHECK-NEXT: Scattered: 0
|
|
// CHECK-NEXT: }
|
|
// CHECK-NEXT: Relocation {
|
|
// CHECK-NEXT: Offset: 0x8
|
|
// CHECK-NEXT: PCRel: 0
|
|
// CHECK-NEXT: Length: 3
|
|
// CHECK-NEXT: Extern: 1
|
|
// CHECK-NEXT: Type: ARM64_RELOC_UNSIGNED (0)
|
|
// CHECK-NEXT: Symbol: L0
|
|
// CHECK-NEXT: Scattered: 0
|
|
// CHECK-NEXT: }
|
|
// CHECK-NEXT: Relocation {
|
|
// CHECK-NEXT: Offset: 0x0
|
|
// CHECK-NEXT: PCRel: 0
|
|
// CHECK-NEXT: Length: 3
|
|
// CHECK-NEXT: Extern: 0
|
|
// CHECK-NEXT: Type: ARM64_RELOC_UNSIGNED (0)
|
|
// CHECK-NEXT: Symbol: 0x2
|
|
// CHECK-NEXT: Scattered: 0
|
|
// CHECK-NEXT: }
|
|
// CHECK-NEXT: }
|
|
// CHECK-NEXT: ]
|