mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-08 06:32:24 +00:00
b68a3ee82a
backend (ARMDecoderEmitter) which emits the decoder functions for ARM and Thumb, and the disassembler core which invokes the decoder function and builds up the MCInst based on the decoded Opcode. Reviewed by Chris Latter and Bob Wilson. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@100233 91177308-0d34-0410-b5e6-96231b3b80d8
42 lines
758 B
Plaintext
42 lines
758 B
Plaintext
# RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 | FileCheck %s
|
|
|
|
# CHECK: vbif q15, q7, q0
|
|
0x50 0xe1 0x7e 0xf3
|
|
|
|
# CHECK: vcvt.f32.s32 q15, q0, #1
|
|
0x50 0xee 0xff 0xf2
|
|
|
|
# CHECK: vdup.32 q3, d1[0]
|
|
0x41 0x6c 0xb4 0xf3
|
|
|
|
# CHECK: vld4.8 {d0, d1, d2, d3}, [r2], r7
|
|
0x07 0x00 0x22 0xf4
|
|
|
|
# CHECK: vld4.8 {d4, d6, d8, d10}, [r2]
|
|
0x0f 0x41 0x22 0xf4
|
|
|
|
# CHECK: vmov d0, d15
|
|
0x1f 0x01 0x2f 0xf2
|
|
|
|
# CHECK: vmul.f32 d0, d0, d6
|
|
0x16 0x0d 0x00 0xf3
|
|
|
|
# CHECK: vneg.f32 q0, q0
|
|
0xc0 0x07 0xb9 0xf3
|
|
|
|
# CHECK: vqrdmulh.s32 d0, d0, d3[1]
|
|
0x63 0x0d 0xa0 0xf2
|
|
|
|
# CHECK: vrshr.s32 d0, d0, #16
|
|
0x10 0x02 0xb0 0xf2
|
|
|
|
# CHECK: vshll.i16 q3, d1, #16
|
|
0x01 0x63 0xb6 0xf3
|
|
|
|
# CHECK: vsri.32 q15, q0, #1
|
|
0x50 0xe4 0xff 0xf3
|
|
|
|
# CHECK: vtbx.8 d18, {d4, d5, d6}, d7
|
|
0x47 0x2a 0xf4 0xf3
|
|
|