mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-29 13:29:28 +00:00
Move the specialized metadata nodes for the new debug info hierarchy into place, finishing off PR22464. I've done bootstraps (and all that) and I'm confident this commit is NFC as far as DWARF output is concerned. Let me know if I'm wrong :). The code changes are fairly mechanical: - Bumped the "Debug Info Version". - `DIBuilder` now creates the appropriate subclass of `MDNode`. - Subclasses of DIDescriptor now expect to hold their "MD" counterparts (e.g., `DIBasicType` expects `MDBasicType`). - Deleted a ton of dead code in `AsmWriter.cpp` and `DebugInfo.cpp` for printing comments. - Big update to LangRef to describe the nodes in the new hierarchy. Feel free to make it better. Testcase changes are enormous. There's an accompanying clang commit on its way. If you have out-of-tree debug info testcases, I just broke your build. - `upgrade-specialized-nodes.sh` is attached to PR22564. I used it to update all the IR testcases. - Unfortunately I failed to find way to script the updates to CHECK lines, so I updated all of these by hand. This was fairly painful, since the old CHECKs are difficult to reason about. That's one of the benefits of the new hierarchy. This work isn't quite finished, BTW. The `DIDescriptor` subclasses are almost empty wrappers, but not quite: they still have loose casting checks (see the `RETURN_FROM_RAW()` macro). Once they're completely gutted, I'll rename the "MD" classes to "DI" and kill the wrappers. I also expect to make a few schema changes now that it's easier to reason about everything. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231082 91177308-0d34-0410-b5e6-96231b3b80d8
92 lines
3.9 KiB
LLVM
92 lines
3.9 KiB
LLVM
; RUN: opt %s -sroa -verify -S -o - | FileCheck %s
|
|
; From:
|
|
; struct prog_src_register {
|
|
; unsigned : 4;
|
|
; int Index : 12 + 1;
|
|
; unsigned : 12;
|
|
; unsigned : 4;
|
|
; int : 12 + 1
|
|
; } src_reg_for_float() {
|
|
; struct prog_src_register a;
|
|
; memset(&a, 0, sizeof(a));
|
|
; int local = a.Index;
|
|
; return a;
|
|
; }
|
|
; ModuleID = 'pr22495.c'
|
|
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
|
|
target triple = "x86_64-unknown-linux-gnu"
|
|
|
|
; When SROA is creating new smaller allocas, it may add padding.
|
|
;
|
|
; There should be no debug info for the padding.
|
|
; CHECK-NOT: DW_OP_bit_piece, 56
|
|
; CHECK: MDExpression(DW_OP_bit_piece, 32, 24)
|
|
; CHECK-NOT: DW_OP_bit_piece, 56
|
|
; CHECK: MDExpression(DW_OP_bit_piece, 0, 32)
|
|
; CHECK-NOT: DW_OP_bit_piece, 56
|
|
%struct.prog_src_register = type { i32, i24 }
|
|
|
|
; Function Attrs: nounwind
|
|
define i64 @src_reg_for_float() #0 {
|
|
entry:
|
|
%retval = alloca %struct.prog_src_register, align 4
|
|
%a = alloca %struct.prog_src_register, align 4
|
|
%local = alloca i32, align 4
|
|
call void @llvm.dbg.declare(metadata %struct.prog_src_register* %a, metadata !16, metadata !17), !dbg !18
|
|
%0 = bitcast %struct.prog_src_register* %a to i8*, !dbg !19
|
|
call void @llvm.memset.p0i8.i64(i8* %0, i8 0, i64 8, i32 4, i1 false), !dbg !19
|
|
call void @llvm.dbg.declare(metadata i32* %local, metadata !20, metadata !17), !dbg !21
|
|
%1 = bitcast %struct.prog_src_register* %a to i32*, !dbg !21
|
|
%bf.load = load i32, i32* %1, align 4, !dbg !21
|
|
%bf.shl = shl i32 %bf.load, 15, !dbg !21
|
|
%bf.ashr = ashr i32 %bf.shl, 19, !dbg !21
|
|
store i32 %bf.ashr, i32* %local, align 4, !dbg !21
|
|
%2 = bitcast %struct.prog_src_register* %retval to i8*, !dbg !22
|
|
%3 = bitcast %struct.prog_src_register* %a to i8*, !dbg !22
|
|
call void @llvm.memcpy.p0i8.p0i8.i64(i8* %2, i8* %3, i64 8, i32 4, i1 false), !dbg !22
|
|
%4 = bitcast %struct.prog_src_register* %retval to i64*, !dbg !22
|
|
%5 = load i64, i64* %4, align 1, !dbg !22
|
|
ret i64 %5, !dbg !22
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare void @llvm.dbg.declare(metadata, metadata, metadata) #1
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @llvm.memset.p0i8.i64(i8* nocapture, i8, i64, i32, i1) #2
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture, i8* nocapture readonly, i64, i32, i1) #2
|
|
|
|
attributes #0 = { nounwind }
|
|
attributes #1 = { nounwind readnone }
|
|
attributes #2 = { nounwind }
|
|
|
|
!llvm.dbg.cu = !{!0}
|
|
!llvm.module.flags = !{!13, !14}
|
|
!llvm.ident = !{!15}
|
|
|
|
!0 = !MDCompileUnit(language: DW_LANG_C99, producer: "clang version 3.7.0 ", isOptimized: false, emissionKind: 1, file: !1, enums: !2, retainedTypes: !2, subprograms: !3, globals: !2, imports: !2)
|
|
!1 = !MDFile(filename: "<stdin>", directory: "")
|
|
!2 = !{}
|
|
!3 = !{!4}
|
|
!4 = !MDSubprogram(name: "src_reg_for_float", line: 7, isLocal: false, isDefinition: true, isOptimized: false, scopeLine: 7, file: !5, scope: !6, type: !7, function: i64 ()* @src_reg_for_float, variables: !2)
|
|
!5 = !MDFile(filename: "pr22495.c", directory: "")
|
|
!6 = !MDFile(filename: "pr22495.c", directory: "")
|
|
!7 = !MDSubroutineType(types: !8)
|
|
!8 = !{!9}
|
|
!9 = !MDCompositeType(tag: DW_TAG_structure_type, name: "prog_src_register", line: 1, size: 64, align: 32, file: !5, elements: !10)
|
|
!10 = !{!11}
|
|
!11 = !MDDerivedType(tag: DW_TAG_member, name: "Index", line: 3, size: 13, align: 32, offset: 4, file: !5, scope: !9, baseType: !12)
|
|
!12 = !MDBasicType(tag: DW_TAG_base_type, name: "int", size: 32, align: 32, encoding: DW_ATE_signed)
|
|
!13 = !{i32 2, !"Dwarf Version", i32 4}
|
|
!14 = !{i32 2, !"Debug Info Version", i32 3}
|
|
!15 = !{!"clang version 3.7.0 "}
|
|
!16 = !MDLocalVariable(tag: DW_TAG_auto_variable, name: "a", line: 8, scope: !4, file: !6, type: !9)
|
|
!17 = !MDExpression()
|
|
!18 = !MDLocation(line: 8, scope: !4)
|
|
!19 = !MDLocation(line: 9, scope: !4)
|
|
!20 = !MDLocalVariable(tag: DW_TAG_auto_variable, name: "local", line: 10, scope: !4, file: !6, type: !12)
|
|
!21 = !MDLocation(line: 10, scope: !4)
|
|
!22 = !MDLocation(line: 11, scope: !4)
|