llvm-6502/lib/Target/Alpha
Evan Cheng 64d80e3387 Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr  : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
                 "add{l} {$src2, $dst|$dst, $src2}",
                 [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr  : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
                 "add{l} {$src2, $dst|$dst, $src2}",
                 [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
..
Alpha.h Add all that branch mangling niftiness 2006-10-31 16:49:55 +00:00
Alpha.td For PR1336: 2007-04-16 14:06:19 +00:00
AlphaAsmPrinter.cpp Removed tabs everywhere except autogenerated & external files. Add make 2007-04-16 18:10:23 +00:00
AlphaBranchSelector.cpp Drop 'const' 2007-05-03 01:11:54 +00:00
AlphaCodeEmitter.cpp Drop 'const' 2007-05-03 01:11:54 +00:00
AlphaInstrFormats.td Change instruction description to split OperandList into OutOperandList and 2007-07-19 01:14:50 +00:00
AlphaInstrInfo.cpp Handle blocks with 2 unconditional branches in AnalyzeBranch. 2007-06-13 17:59:52 +00:00
AlphaInstrInfo.h RemoveBranch() and InsertBranch() now returns number of instructions deleted / inserted. 2007-05-18 00:05:48 +00:00
AlphaInstrInfo.td Change instruction description to split OperandList into OutOperandList and 2007-07-19 01:14:50 +00:00
AlphaISelDAGToDAG.cpp Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits from 2007-06-22 14:59:07 +00:00
AlphaISelLowering.cpp Assert when TLS is not implemented. 2007-07-11 17:19:51 +00:00
AlphaISelLowering.h switch TargetLowering::getConstraintType to take the entire constraint, 2007-03-25 02:14:49 +00:00
AlphaJITInfo.cpp What should be the last unnecessary <iostream>s in the library. 2006-12-07 22:21:48 +00:00
AlphaJITInfo.h
AlphaLLRP.cpp Drop 'const' 2007-05-03 01:11:54 +00:00
AlphaRegisterInfo.cpp Long live the exception handling! 2007-07-14 14:06:15 +00:00
AlphaRegisterInfo.h Long live the exception handling! 2007-07-14 14:06:15 +00:00
AlphaRegisterInfo.td
AlphaRelocations.h
AlphaSchedule.td
AlphaSubtarget.cpp FTOIT and ITOFT are bit converts, and if we drop 21264s, are always available 2007-01-24 21:09:16 +00:00
AlphaSubtarget.h FTOIT and ITOFT are bit converts, and if we drop 21264s, are always available 2007-01-24 21:09:16 +00:00
AlphaTargetAsmInfo.cpp Simplify a bit 2006-12-07 23:55:55 +00:00
AlphaTargetAsmInfo.h
AlphaTargetMachine.cpp The various "getModuleMatchQuality" implementations should return 2007-07-09 17:25:29 +00:00
AlphaTargetMachine.h Added new method to add a "simple" code emitter. That is, to only add 2007-02-08 01:38:33 +00:00
Makefile
README.txt Readme 2007-03-31 15:05:44 +00:00

***

add gcc builtins for alpha instructions


***

custom expand byteswap into nifty 
extract/insert/mask byte/word/longword/quadword low/high
sequences

***

see if any of the extract/insert/mask operations can be added

***

match more interesting things for cmovlbc cmovlbs (move if low bit clear/set)

***

lower srem and urem

remq(i,j):  i - (j * divq(i,j)) if j != 0
remqu(i,j): i - (j * divqu(i,j)) if j != 0
reml(i,j):  i - (j * divl(i,j)) if j != 0
remlu(i,j): i - (j * divlu(i,j)) if j != 0

***

add crazy vector instructions (MVI):

(MIN|MAX)(U|S)(B8|W4) min and max, signed and unsigned, byte and word
PKWB, UNPKBW pack/unpack word to byte
PKLB UNPKBL pack/unpack long to byte
PERR pixel error (sum accross bytes of bytewise abs(i8v8 a - i8v8 b))

cmpbytes bytewise cmpeq of i8v8 a and i8v8 b (not part of MVI extentions)

this has some good examples for other operations that can be synthesised well 
from these rather meager vector ops (such as saturating add).
http://www.alphalinux.org/docs/MVI-full.html