mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
203af58aea
loops when they can be subsumed into addressing modes. Change X86 addressing mode check to realize that some PIC references need an extra register. (I believe this is correct for Linux, if not, I'm sure someone will tell me.) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@60608 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
1.3 KiB
LLVM
31 lines
1.3 KiB
LLVM
; RUN: llvm-as < %s | llc -mtriple=i386-apple-darwin -relocation-model=dynamic-no-pic | \
|
|
; RUN: grep {A+} | count 2
|
|
;
|
|
; Make sure the common loop invariant A is not hoisted up to preheader,
|
|
; since it can be subsumed it into the addressing modes.
|
|
|
|
@A = global [16 x [16 x i32]] zeroinitializer, align 32 ; <[16 x [16 x i32]]*> [#uses=2]
|
|
|
|
define void @test(i32 %row, i32 %N.in) nounwind {
|
|
entry:
|
|
%N = bitcast i32 %N.in to i32 ; <i32> [#uses=1]
|
|
%tmp5 = icmp sgt i32 %N.in, 0 ; <i1> [#uses=1]
|
|
br i1 %tmp5, label %cond_true, label %return
|
|
|
|
cond_true: ; preds = %cond_true, %entry
|
|
%indvar = phi i32 [ 0, %entry ], [ %indvar.next, %cond_true ] ; <i32> [#uses=2]
|
|
%i.0.0 = bitcast i32 %indvar to i32 ; <i32> [#uses=2]
|
|
%tmp2 = add i32 %i.0.0, 1 ; <i32> [#uses=1]
|
|
%tmp = getelementptr [16 x [16 x i32]]* @A, i32 0, i32 %row, i32 %tmp2 ; <i32*> [#uses=1]
|
|
store i32 4, i32* %tmp
|
|
%tmp5.upgrd.1 = add i32 %i.0.0, 2 ; <i32> [#uses=1]
|
|
%tmp7 = getelementptr [16 x [16 x i32]]* @A, i32 0, i32 %row, i32 %tmp5.upgrd.1 ; <i32*> [#uses=1]
|
|
store i32 5, i32* %tmp7
|
|
%indvar.next = add i32 %indvar, 1 ; <i32> [#uses=2]
|
|
%exitcond = icmp eq i32 %indvar.next, %N ; <i1> [#uses=1]
|
|
br i1 %exitcond, label %return, label %cond_true
|
|
|
|
return: ; preds = %cond_true, %entry
|
|
ret void
|
|
}
|