mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
b95fc31aa2
and code model. This eliminates the need to pass OptLevel flag all over the place and makes it possible for any codegen pass to use this information. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144788 91177308-0d34-0410-b5e6-96231b3b80d8
75 lines
2.4 KiB
C++
75 lines
2.4 KiB
C++
//===-- SPUTargetMachine.cpp - Define TargetMachine for Cell SPU ----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Top-level implementation for the Cell SPU target.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "SPU.h"
|
|
#include "SPUTargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/CodeGen/RegAllocRegistry.h"
|
|
#include "llvm/CodeGen/SchedulerRegistry.h"
|
|
#include "llvm/Support/DynamicLibrary.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
using namespace llvm;
|
|
|
|
extern "C" void LLVMInitializeCellSPUTarget() {
|
|
// Register the target.
|
|
RegisterTargetMachine<SPUTargetMachine> X(TheCellSPUTarget);
|
|
}
|
|
|
|
const std::pair<unsigned, int> *
|
|
SPUFrameLowering::getCalleeSaveSpillSlots(unsigned &NumEntries) const {
|
|
NumEntries = 1;
|
|
return &LR[0];
|
|
}
|
|
|
|
SPUTargetMachine::SPUTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL)
|
|
: LLVMTargetMachine(T, TT, CPU, FS, RM, CM, OL),
|
|
Subtarget(TT, CPU, FS),
|
|
DataLayout(Subtarget.getTargetDataString()),
|
|
InstrInfo(*this),
|
|
FrameLowering(Subtarget),
|
|
TLInfo(*this),
|
|
TSInfo(*this),
|
|
InstrItins(Subtarget.getInstrItineraryData()) {
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Pass Pipeline Configuration
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
bool SPUTargetMachine::addInstSelector(PassManagerBase &PM) {
|
|
// Install an instruction selector.
|
|
PM.add(createSPUISelDag(*this));
|
|
return false;
|
|
}
|
|
|
|
// passes to run just before printing the assembly
|
|
bool SPUTargetMachine::
|
|
addPreEmitPass(PassManagerBase &PM) {
|
|
// load the TCE instruction scheduler, if available via
|
|
// loaded plugins
|
|
typedef llvm::FunctionPass* (*BuilderFunc)(const char*);
|
|
BuilderFunc schedulerCreator =
|
|
(BuilderFunc)(intptr_t)sys::DynamicLibrary::SearchForAddressOfSymbol(
|
|
"createTCESchedulerPass");
|
|
if (schedulerCreator != NULL)
|
|
PM.add(schedulerCreator("cellspu"));
|
|
|
|
//align instructions with nops/lnops for dual issue
|
|
PM.add(createSPUNopFillerPass(*this));
|
|
return true;
|
|
}
|