mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
151 lines
3.9 KiB
LLVM
151 lines
3.9 KiB
LLVM
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=armv7-apple-ios | FileCheck %s --check-prefix=ARM
|
|
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=armv7-linux-gnueabi | FileCheck %s --check-prefix=ARM
|
|
; rdar://10418009
|
|
|
|
define zeroext i16 @t1(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t1
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 -8
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: ldrh r0, [r0, #-16]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t2(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t2
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 -16
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: ldrh r0, [r0, #-32]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t3(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t3
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 -127
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: ldrh r0, [r0, #-254]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t4(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t4
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 -128
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: mvn r{{[1-9]}}, #255
|
|
; ARM: add r0, r0, r{{[1-9]}}
|
|
; ARM: ldrh r0, [r0]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t5(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t5
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 8
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: ldrh r0, [r0, #16]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t6(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t6
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 16
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: ldrh r0, [r0, #32]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t7(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t7
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 127
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: ldrh r0, [r0, #254]
|
|
ret i16 %0
|
|
}
|
|
|
|
define zeroext i16 @t8(i16* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t8
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 128
|
|
%0 = load i16, i16* %add.ptr, align 2
|
|
; ARM: add r0, r0, #256
|
|
; ARM: ldrh r0, [r0]
|
|
ret i16 %0
|
|
}
|
|
|
|
define void @t9(i16* nocapture %a) nounwind uwtable ssp {
|
|
entry:
|
|
; ARM: t9
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 -8
|
|
store i16 0, i16* %add.ptr, align 2
|
|
; ARM: strh r1, [r0, #-16]
|
|
ret void
|
|
}
|
|
|
|
; mvn r1, #255
|
|
; strh r2, [r0, r1]
|
|
define void @t10(i16* nocapture %a) nounwind uwtable ssp {
|
|
entry:
|
|
; ARM: t10
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 -128
|
|
store i16 0, i16* %add.ptr, align 2
|
|
; ARM: mvn r{{[1-9]}}, #255
|
|
; ARM: add r0, r0, r{{[1-9]}}
|
|
; ARM: strh r{{[1-9]}}, [r0]
|
|
ret void
|
|
}
|
|
|
|
define void @t11(i16* nocapture %a) nounwind uwtable ssp {
|
|
entry:
|
|
; ARM: t11
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 8
|
|
store i16 0, i16* %add.ptr, align 2
|
|
; ARM: strh r{{[1-9]}}, [r0, #16]
|
|
ret void
|
|
}
|
|
|
|
; mov r1, #256
|
|
; strh r2, [r0, r1]
|
|
define void @t12(i16* nocapture %a) nounwind uwtable ssp {
|
|
entry:
|
|
; ARM: t12
|
|
%add.ptr = getelementptr inbounds i16, i16* %a, i64 128
|
|
store i16 0, i16* %add.ptr, align 2
|
|
; ARM: add r0, r0, #256
|
|
; ARM: strh r{{[1-9]}}, [r0]
|
|
ret void
|
|
}
|
|
|
|
define signext i8 @t13(i8* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t13
|
|
%add.ptr = getelementptr inbounds i8, i8* %a, i64 -8
|
|
%0 = load i8, i8* %add.ptr, align 2
|
|
; ARM: ldrsb r0, [r0, #-8]
|
|
ret i8 %0
|
|
}
|
|
|
|
define signext i8 @t14(i8* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t14
|
|
%add.ptr = getelementptr inbounds i8, i8* %a, i64 -255
|
|
%0 = load i8, i8* %add.ptr, align 2
|
|
; ARM: ldrsb r0, [r0, #-255]
|
|
ret i8 %0
|
|
}
|
|
|
|
define signext i8 @t15(i8* nocapture %a) nounwind uwtable readonly ssp {
|
|
entry:
|
|
; ARM: t15
|
|
%add.ptr = getelementptr inbounds i8, i8* %a, i64 -256
|
|
%0 = load i8, i8* %add.ptr, align 2
|
|
; ARM: mvn r{{[1-9]}}, #255
|
|
; ARM: add r0, r0, r{{[1-9]}}
|
|
; ARM: ldrsb r0, [r0]
|
|
ret i8 %0
|
|
}
|