mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
38aceb8714
No new testcases. However, this patch makes all supported JIT testcases in test/ExecutionEngine pass on Sparc. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192176 91177308-0d34-0410-b5e6-96231b3b80d8
94 lines
3.1 KiB
C++
94 lines
3.1 KiB
C++
//===-- SparcTargetMachine.h - Define TargetMachine for Sparc ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the Sparc specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef SPARCTARGETMACHINE_H
|
|
#define SPARCTARGETMACHINE_H
|
|
|
|
#include "SparcFrameLowering.h"
|
|
#include "SparcISelLowering.h"
|
|
#include "SparcInstrInfo.h"
|
|
#include "SparcJITInfo.h"
|
|
#include "SparcSelectionDAGInfo.h"
|
|
#include "SparcSubtarget.h"
|
|
#include "llvm/IR/DataLayout.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
|
|
class SparcTargetMachine : public LLVMTargetMachine {
|
|
SparcSubtarget Subtarget;
|
|
const DataLayout DL; // Calculates type size & alignment
|
|
SparcInstrInfo InstrInfo;
|
|
SparcTargetLowering TLInfo;
|
|
SparcSelectionDAGInfo TSInfo;
|
|
SparcFrameLowering FrameLowering;
|
|
SparcJITInfo JITInfo;
|
|
public:
|
|
SparcTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL, bool is64bit);
|
|
|
|
virtual const SparcInstrInfo *getInstrInfo() const { return &InstrInfo; }
|
|
virtual const TargetFrameLowering *getFrameLowering() const {
|
|
return &FrameLowering;
|
|
}
|
|
virtual const SparcSubtarget *getSubtargetImpl() const{ return &Subtarget; }
|
|
virtual const SparcRegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo();
|
|
}
|
|
virtual const SparcTargetLowering* getTargetLowering() const {
|
|
return &TLInfo;
|
|
}
|
|
virtual const SparcSelectionDAGInfo* getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
virtual SparcJITInfo *getJITInfo() {
|
|
return &JITInfo;
|
|
}
|
|
virtual const DataLayout *getDataLayout() const { return &DL; }
|
|
|
|
// Pass Pipeline Configuration
|
|
virtual TargetPassConfig *createPassConfig(PassManagerBase &PM);
|
|
virtual bool addCodeEmitter(PassManagerBase &PM, JITCodeEmitter &JCE);
|
|
};
|
|
|
|
/// SparcV8TargetMachine - Sparc 32-bit target machine
|
|
///
|
|
class SparcV8TargetMachine : public SparcTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
SparcV8TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
/// SparcV9TargetMachine - Sparc 64-bit target machine
|
|
///
|
|
class SparcV9TargetMachine : public SparcTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
SparcV9TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|