mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-20 09:30:43 +00:00
db92fb0716
The atomic tests assume the two-operand forms, so I've restricted them to z10. Running and-01.ll, or-01.ll and xor-01.ll for z196 as well as z10 shows why using convertToThreeAddress() is better than exposing the three-operand forms first and then converting back to two operands where possible (which is what I'd originally tried). Using the three-operand form first stops us from taking advantage of NG, OG and XG for spills. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186683 91177308-0d34-0410-b5e6-96231b3b80d8
94 lines
2.3 KiB
LLVM
94 lines
2.3 KiB
LLVM
; Test 32-bit atomic NANDs.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
|
|
|
|
; Check NANDs of a variable.
|
|
define i32 @f1(i32 %dummy, i32 *%src, i32 %b) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: l %r2, 0(%r3)
|
|
; CHECK: [[LABEL:\.[^ ]*]]:
|
|
; CHECK: lr %r0, %r2
|
|
; CHECK: nr %r0, %r4
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: cs %r2, %r0, 0(%r3)
|
|
; CHECK: jlh [[LABEL]]
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 %b seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check NANDs of 1.
|
|
define i32 @f2(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: l %r2, 0(%r3)
|
|
; CHECK: [[LABEL:\.[^ ]*]]:
|
|
; CHECK: lr %r0, %r2
|
|
; CHECK: nilf %r0, 1
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: cs %r2, %r0, 0(%r3)
|
|
; CHECK: jlh [[LABEL]]
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 1 seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check NANDs of the low end of the NILH range.
|
|
define i32 @f3(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: nilh %r0, 0
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 65535 seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the next value up, which must use NILF.
|
|
define i32 @f4(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: nilf %r0, 65536
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 65536 seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the largest useful NILL value.
|
|
define i32 @f5(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: nill %r0, 65534
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 -2 seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the low end of the NILL range.
|
|
define i32 @f6(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: nill %r0, 0
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 -65536 seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the largest useful NILH value, which is one less than the above.
|
|
define i32 @f7(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: nilh %r0, 65534
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 -65537 seq_cst
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the highest useful NILF value, which is one less than the above.
|
|
define i32 @f8(i32 %dummy, i32 *%src) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: nilf %r0, 4294901758
|
|
; CHECK: xilf %r0, 4294967295
|
|
; CHECK: br %r14
|
|
%res = atomicrmw nand i32 *%src, i32 -65538 seq_cst
|
|
ret i32 %res
|
|
}
|