6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-05 13:30:38 +00:00
Code Issues Projects Releases Wiki Activity
dd950096b9
llvm-6502/test/CodeGen/CellSPU/useful-harnesses
History
Scott Michel dd950096b9 CellSPU: 
- Fix bugs 3194, 3195: i128 load/stores produce correct code (although, we
  need to ensure that i128 is 16-byte aligned in real life), and 128 zero-
  extends are supported.
- New td file: SPU128InstrInfo.td: this is where all new i128 support should
  be put in the future.
- Continue to hammer on i64 operations and test cases; ensure that the only
  remaining problem will be i64 mul.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@61784 91177308-0d34-0410-b5e6-96231b3b80d8
2009-01-06 03:36:14 +00:00
..
i32operations.c - Remove Tilmann's custom truncate lowering: it completely hosed over 2008-12-27 04:51:36 +00:00
i64operations.c CellSPU: 2009-01-06 03:36:14 +00:00
i64operations.h CellSPU: 2009-01-06 03:36:14 +00:00
README.txt
vecoperations.c

README.txt 

This directory contains code that's not part of the DejaGNU test suite,
but is generally useful as various test harnesses.

vecoperations.c: Various vector operation sanity checks, e.g., shuffles,
  8-bit vector add and multiply.