llvm-6502/test/CodeGen/CellSPU/div_ops.ll
Kalle Raiskila 0cc5b1f60e Division by pow-of-2 is not cheap on SPU, do it with
shifts.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120022 91177308-0d34-0410-b5e6-96231b3b80d8
2010-11-23 13:27:59 +00:00

23 lines
364 B
LLVM

; RUN: llc --march=cellspu %s -o - | FileCheck %s
; signed division rounds towards zero, rotma don't.
define i32 @sdivide (i32 %val )
{
; CHECK: rotmai
; CHECK: rotmi
; CHECK: a
; CHECK: rotmai
; CHECK: bi $lr
%rv = sdiv i32 %val, 4
ret i32 %rv
}
define i32 @udivide (i32 %val )
{
; CHECK: rotmi
; CHECK: bi $lr
%rv = udiv i32 %val, 4
ret i32 %rv
}