mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-25 00:29:20 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
91 lines
2.5 KiB
LLVM
91 lines
2.5 KiB
LLVM
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI -check-prefix=SI-SAFE -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=SI -enable-unsafe-fp-math < %s | FileCheck -check-prefix=SI -check-prefix=SI-UNSAFE -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: sin_f32
|
|
; EG: MULADD_IEEE *
|
|
; EG: FRACT *
|
|
; EG: ADD *
|
|
; EG: SIN * T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
|
; EG-NOT: SIN
|
|
; SI: v_mul_f32
|
|
; SI: v_fract_f32
|
|
; SI: v_sin_f32
|
|
; SI-NOT: v_sin_f32
|
|
|
|
define void @sin_f32(float addrspace(1)* %out, float %x) #1 {
|
|
%sin = call float @llvm.sin.f32(float %x)
|
|
store float %sin, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sin_3x_f32:
|
|
; SI-UNSAFE-NOT: v_add_f32
|
|
; SI-UNSAFE: 0x3ef47644
|
|
; SI-UNSAFE: v_mul_f32
|
|
; SI-SAFE: v_mul_f32
|
|
; SI-SAFE: v_mul_f32
|
|
; SI: v_fract_f32
|
|
; SI: v_sin_f32
|
|
; SI-NOT: v_sin_f32
|
|
define void @sin_3x_f32(float addrspace(1)* %out, float %x) #1 {
|
|
%y = fmul float 3.0, %x
|
|
%sin = call float @llvm.sin.f32(float %y)
|
|
store float %sin, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sin_2x_f32:
|
|
; SI-UNSAFE-NOT: v_add_f32
|
|
; SI-UNSAFE: 0x3ea2f983
|
|
; SI-UNSAFE: v_mul_f32
|
|
; SI-SAFE: v_add_f32
|
|
; SI-SAFE: v_mul_f32
|
|
; SI: v_fract_f32
|
|
; SI: v_sin_f32
|
|
; SI-NOT: v_sin_f32
|
|
define void @sin_2x_f32(float addrspace(1)* %out, float %x) #1 {
|
|
%y = fmul float 2.0, %x
|
|
%sin = call float @llvm.sin.f32(float %y)
|
|
store float %sin, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_2sin_f32:
|
|
; SI-UNSAFE: 0x3ea2f983
|
|
; SI-UNSAFE: v_mul_f32
|
|
; SI-SAFE: v_add_f32
|
|
; SI-SAFE: v_mul_f32
|
|
; SI: v_fract_f32
|
|
; SI: v_sin_f32
|
|
; SI-NOT: v_sin_f32
|
|
define void @test_2sin_f32(float addrspace(1)* %out, float %x) #1 {
|
|
%y = fmul float 2.0, %x
|
|
%sin = call float @llvm.sin.f32(float %y)
|
|
store float %sin, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sin_v4f32:
|
|
; EG: SIN * T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
|
; EG: SIN * T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
|
; EG: SIN * T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
|
; EG: SIN * T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
|
; EG-NOT: SIN
|
|
; SI: v_sin_f32
|
|
; SI: v_sin_f32
|
|
; SI: v_sin_f32
|
|
; SI: v_sin_f32
|
|
; SI-NOT: v_sin_f32
|
|
|
|
define void @sin_v4f32(<4 x float> addrspace(1)* %out, <4 x float> %vx) #1 {
|
|
%sin = call <4 x float> @llvm.sin.v4f32( <4 x float> %vx)
|
|
store <4 x float> %sin, <4 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
declare float @llvm.sin.f32(float) readnone
|
|
declare <4 x float> @llvm.sin.v4f32(<4 x float>) readnone
|
|
|
|
attributes #0 = { "ShaderType"="0" }
|