mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
c8bfd1d78f
flags. They are still not enable in this revision. Added TargetInstrInfo::isZeroCost() to fix a fundamental problem with the scheduler's model of operand latency in the selection DAG. Generalized unit tests to work with sched-cycles. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@123969 91177308-0d34-0410-b5e6-96231b3b80d8
30 lines
919 B
LLVM
30 lines
919 B
LLVM
; RUN: llc < %s -march=arm -pre-RA-sched=source | FileCheck %s -check-prefix=GENERIC
|
|
; RUN: llc < %s -mtriple=armv6-apple-darwin | FileCheck %s -check-prefix=DARWIN_V6
|
|
; RUN: llc < %s -mtriple=armv6-apple-darwin -arm-strict-align | FileCheck %s -check-prefix=GENERIC
|
|
; RUN: llc < %s -mtriple=armv6-linux | FileCheck %s -check-prefix=GENERIC
|
|
|
|
; rdar://7113725
|
|
|
|
define void @t(i8* nocapture %a, i8* nocapture %b) nounwind {
|
|
entry:
|
|
; GENERIC: t:
|
|
; GENERIC: ldrb r2
|
|
; GENERIC: ldrb r3
|
|
; GENERIC: ldrb r12
|
|
; GENERIC: ldrb r1
|
|
; GENERIC: strb r1
|
|
; GENERIC: strb r12
|
|
; GENERIC: strb r3
|
|
; GENERIC: strb r2
|
|
|
|
; DARWIN_V6: t:
|
|
; DARWIN_V6: ldr r1
|
|
; DARWIN_V6: str r1
|
|
|
|
%__src1.i = bitcast i8* %b to i32* ; <i32*> [#uses=1]
|
|
%__dest2.i = bitcast i8* %a to i32* ; <i32*> [#uses=1]
|
|
%tmp.i = load i32* %__src1.i, align 1 ; <i32> [#uses=1]
|
|
store i32 %tmp.i, i32* %__dest2.i, align 1
|
|
ret void
|
|
}
|