llvm-6502/test/CodeGen/Blackfin/load-i16.ll
Jakob Stoklund Olesen d950941e13 Analog Devices Blackfin back-end.
Generate code for the Blackfin family of DSPs from Analog Devices:

  http://www.analog.com/en/embedded-processing-dsp/blackfin/processors/index.html
  
We aim to be compatible with the exsisting GNU toolchain found at:

  http://blackfin.uclinux.org/gf/project/toolchain
  
The back-end is experimental.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77897 91177308-0d34-0410-b5e6-96231b3b80d8
2009-08-02 17:32:10 +00:00

14 lines
437 B
LLVM

; RUN: llvm-as < %s | llc -march=bfin -verify-machineinstrs
; This somewhat contrived function heavily exercises register classes
; It can trick -join-cross-class-copies into making illegal joins
define void @f(i16** nocapture %p) nounwind readonly {
entry:
%tmp1 = load i16** %p ; <i16*> [#uses=1]
%tmp2 = load i16* %tmp1 ; <i16> [#uses=1]
%ptr = getelementptr i16* %tmp1, i16 %tmp2
store i16 %tmp2, i16* %ptr
ret void
}