6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-23 17:29:19 +00:00
Code Issues Projects Releases Wiki Activity
defaf830f9
llvm-6502/test/MC/Mips/mips64r6
History
Toma Tabacu 39fedc9aa2 [mips] [IAS] Remove AssemblerPredicate's from RelocPIC and RelocStatic. 
Summary:
These AssemblerPredicate's are unnecessary and actually make some instructions unusable when assembling pre-MIPS32 ISAs.
For example, this was causing the IAS to reject the 'j' instruction for MIPS I-V.

Reviewers: dsanders

Reviewed By: dsanders

Subscribers: llvm-commits

Differential Revision: http://reviews.llvm.org/D8300

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@234398 91177308-0d34-0410-b5e6-96231b3b80d8
2015-04-08 10:06:45 +00:00
..
invalid-mips1-wrong-error.s [mips] Improve the error messages given by MipsAsmParser. 2014-09-16 15:00:52 +00:00
invalid-mips1.s [mips] Marked the ADDi instruction aliases as not available in Mips32R6 and Mips64R6. 2014-09-16 09:26:09 +00:00
invalid-mips2.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips3-wrong-error.s [mips] Improve the error messages given by MipsAsmParser. 2014-09-16 15:00:52 +00:00
invalid-mips3.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips4-wrong-error.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips4.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips5-wrong-error.s [mips] Improve the error messages given by MipsAsmParser. 2014-09-16 15:00:52 +00:00
invalid-mips5.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips32-wrong-error.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips64.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid.s [mips][mips64r6] [ls][wd]c2 were re-encoded with 11-bit signed immediates rather than 16-bit in MIPS32r6/MIPS64r6 2014-06-16 10:00:45 +00:00
relocations.s [mips][mips64r6] Relocation R_MIPS_PC18_S3 2014-06-13 14:26:47 +00:00
valid-xfail.s [mips][mips64r6] Add b[on]vc 2014-05-22 11:23:21 +00:00
valid.s [mips] [IAS] Remove AssemblerPredicate's from RelocPIC and RelocStatic. 2015-04-08 10:06:45 +00:00