mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
The main issue being fixed here is that APCS targets handling a "byval align N" parameter with N > 4 were miscounting what objects were where on the stack, leading to FrameLowering setting the frame pointer incorrectly and clobbering the stack. But byval handling had grown over many years, and had multiple layers of cruft trying to compensate for each other and calculate padding correctly. This only really needs to be done once, in the HandleByVal function. Elsewhere should just do what it's told by that call. I also stripped out unnecessary APCS/AAPCS distinctions (now that Clang emits byvals with the correct C ABI alignment), which simplified HandleByVal. rdar://20095672 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231959 91177308-0d34-0410-b5e6-96231b3b80d8
34 lines
791 B
LLVM
34 lines
791 B
LLVM
;PR15293: ARM codegen ice - expected larger existing stack allocation
|
|
;RUN: llc -mtriple=arm-linux-gnueabihf < %s | FileCheck %s
|
|
|
|
%struct.S227 = type { [49 x i32], i32 }
|
|
|
|
define void @check227(
|
|
i32 %b,
|
|
%struct.S227* byval nocapture %arg0,
|
|
%struct.S227* %arg1) {
|
|
; b --> R0
|
|
; arg0 --> [R1, R2, R3, SP+0 .. SP+188)
|
|
; arg1 --> SP+188
|
|
|
|
entry:
|
|
|
|
;CHECK: sub sp, sp, #12
|
|
;CHECK: push {r11, lr}
|
|
;CHECK: sub sp, sp, #4
|
|
;CHECK: add r0, sp, #12
|
|
;CHECK: stm r0, {r1, r2, r3}
|
|
;CHECK: ldr r0, [sp, #212]
|
|
;CHECK: bl useInt
|
|
;CHECK: add sp, sp, #4
|
|
;CHECK: pop {r11, lr}
|
|
;CHECK: add sp, sp, #12
|
|
|
|
%0 = ptrtoint %struct.S227* %arg1 to i32
|
|
tail call void @useInt(i32 %0)
|
|
ret void
|
|
}
|
|
|
|
declare void @useInt(i32)
|
|
|