mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 15:11:24 +00:00
67297cd956
This commit enables forming vector extloads for ARM.
It only does so for legal types, and when we can't fold the extension
in a wide/long form of the user instruction.
Enabling it for larger types isn't as good an idea on ARM as it is on
X86, because:
- we pretend that extloads are legal, but end up generating vld+vmov
- we have instructions like vld {dN, dM}, which can't be generated
when we "manually expand" extloads to vld+vmov.
For legal types, the combine doesn't fire that often: in the
integration tests only in a big endian testcase, where it removes a
pointless AND.
Related to rdar://19723053
Differential Revision: http://reviews.llvm.org/D7423
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231396 91177308-0d34-0410-b5e6-96231b3b80d8
107 lines
3.9 KiB
LLVM
107 lines
3.9 KiB
LLVM
; RUN: llc < %s -mtriple armeb-eabi -mattr v7,neon -o - | FileCheck %s
|
|
|
|
define void @vector_ext_2i8_to_2i64( <2 x i8>* %loadaddr, <2 x i64>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_2i8_to_2i64:
|
|
; CHECK: vld1.16 {[[REG:d[0-9]+]][0]}, [r0:16]
|
|
; CHECK-NEXT: vrev16.8 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u8 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u16 [[QREG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u32 [[QREG]], [[REG]]
|
|
; CHECK-NEXT: vst1.64 {[[REG]], {{d[0-9]+}}}, [r1]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <2 x i8>, <2 x i8>* %loadaddr
|
|
%2 = zext <2 x i8> %1 to <2 x i64>
|
|
store <2 x i64> %2, <2 x i64>* %storeaddr
|
|
ret void
|
|
}
|
|
|
|
define void @vector_ext_2i16_to_2i64( <2 x i16>* %loadaddr, <2 x i64>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_2i16_to_2i64:
|
|
; CHECK: vld1.32 {[[REG:d[0-9]+]][0]}, [r0:32]
|
|
; CHECK-NEXT: vrev32.16 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u16 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u32 [[QREG]], [[REG]]
|
|
; CHECK-NEXT: vst1.64 {[[REG]], {{d[0-9]+}}}, [r1]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <2 x i16>, <2 x i16>* %loadaddr
|
|
%2 = zext <2 x i16> %1 to <2 x i64>
|
|
store <2 x i64> %2, <2 x i64>* %storeaddr
|
|
ret void
|
|
}
|
|
|
|
|
|
define void @vector_ext_2i8_to_2i32( <2 x i8>* %loadaddr, <2 x i32>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_2i8_to_2i32:
|
|
; CHECK: vld1.16 {[[REG:d[0-9]+]][0]}, [r0:16]
|
|
; CHECK-NEXT: vrev16.8 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u8 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u16 [[QREG]], [[REG]]
|
|
; CHECK-NEXT: vrev64.32 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vstr [[REG]], [r1]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <2 x i8>, <2 x i8>* %loadaddr
|
|
%2 = zext <2 x i8> %1 to <2 x i32>
|
|
store <2 x i32> %2, <2 x i32>* %storeaddr
|
|
ret void
|
|
}
|
|
|
|
define void @vector_ext_2i16_to_2i32( <2 x i16>* %loadaddr, <2 x i32>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_2i16_to_2i32:
|
|
; CHECK: vld1.32 {[[REG:d[0-9]+]][0]}, [r0:32]
|
|
; CHECK-NEXT: vrev32.16 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u16 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vrev64.32 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vstr [[REG]], [r1]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <2 x i16>, <2 x i16>* %loadaddr
|
|
%2 = zext <2 x i16> %1 to <2 x i32>
|
|
store <2 x i32> %2, <2 x i32>* %storeaddr
|
|
ret void
|
|
}
|
|
|
|
define void @vector_ext_2i8_to_2i16( <2 x i8>* %loadaddr, <2 x i16>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_2i8_to_2i16:
|
|
; CHECK: vld1.16 {[[REG:d[0-9]+]][0]}, [r0:16]
|
|
; CHECK-NEXT: vrev16.8 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u8 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u16 [[QREG]], [[REG]]
|
|
; CHECK-NEXT: vrev32.16 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vuzp.16 [[REG]], {{d[0-9]+}}
|
|
; CHECK-NEXT: vrev32.16 [[REG]], {{d[0-9]+}}
|
|
; CHECK-NEXT: vst1.32 {[[REG]][0]}, [r1:32]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <2 x i8>, <2 x i8>* %loadaddr
|
|
%2 = zext <2 x i8> %1 to <2 x i16>
|
|
store <2 x i16> %2, <2 x i16>* %storeaddr
|
|
ret void
|
|
}
|
|
|
|
define void @vector_ext_4i8_to_4i32( <4 x i8>* %loadaddr, <4 x i32>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_4i8_to_4i32:
|
|
; CHECK: vld1.32 {[[REG:d[0-9]+]][0]}, [r0:32]
|
|
; CHECK-NEXT: vrev32.8 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u8 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u16 [[QREG]], [[REG]]
|
|
; CHECK-NEXT: vrev64.32 [[QREG]], [[QREG]]
|
|
; CHECK-NEXT: vst1.64 {[[REG]], {{d[0-9]+}}}, [r1]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <4 x i8>, <4 x i8>* %loadaddr
|
|
%2 = zext <4 x i8> %1 to <4 x i32>
|
|
store <4 x i32> %2, <4 x i32>* %storeaddr
|
|
ret void
|
|
}
|
|
|
|
define void @vector_ext_4i8_to_4i16( <4 x i8>* %loadaddr, <4 x i16>* %storeaddr ) {
|
|
; CHECK-LABEL: vector_ext_4i8_to_4i16:
|
|
; CHECK: vld1.32 {[[REG:d[0-9]+]][0]}, [r0:32]
|
|
; CHECK-NEXT: vrev32.8 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vmovl.u8 [[QREG:q[0-9]+]], [[REG]]
|
|
; CHECK-NEXT: vrev64.16 [[REG]], [[REG]]
|
|
; CHECK-NEXT: vstr [[REG]], [r1]
|
|
; CHECK-NEXT: bx lr
|
|
%1 = load <4 x i8>, <4 x i8>* %loadaddr
|
|
%2 = zext <4 x i8> %1 to <4 x i16>
|
|
store <4 x i16> %2, <4 x i16>* %storeaddr
|
|
ret void
|
|
}
|