mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 06:30:19 +00:00
1c3af779fc
Fixes Thumb2 ADCS and SBCS lowering: <rdar://problem/9275821>. t2ADCS/t2SBCS are now pseudo instructions, consistent with ARM, so the assembly printer correctly prints the 's' suffix. Fixes Thumb2 adde -> SBC matching to check for live/dead carry flags. Fixes the internal ARM machine opcode mnemonic for ADCS/SBCS. Fixes ARM SBC lowering to check for live carry (potential bug). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@130048 91177308-0d34-0410-b5e6-96231b3b80d8
39 lines
688 B
LLVM
39 lines
688 B
LLVM
; RUN: llc < %s -march=arm | FileCheck %s
|
|
|
|
define i64 @f1(i64 %a, i64 %b) {
|
|
; CHECK: f1:
|
|
; CHECK: subs r
|
|
; CHECK: sbc r
|
|
entry:
|
|
%tmp = sub i64 %a, %b
|
|
ret i64 %tmp
|
|
}
|
|
|
|
define i64 @f2(i64 %a, i64 %b) {
|
|
; CHECK: f2:
|
|
; CHECK: adc r
|
|
; CHECK: subs r
|
|
; CHECK: sbc r
|
|
entry:
|
|
%tmp1 = shl i64 %a, 1
|
|
%tmp2 = sub i64 %tmp1, %b
|
|
ret i64 %tmp2
|
|
}
|
|
|
|
; add with live carry
|
|
define i64 @f3(i32 %al, i32 %bl) {
|
|
; CHECK: f3:
|
|
; CHECK: adds r
|
|
; CHECK: adcs r
|
|
; CHECK: adc r
|
|
entry:
|
|
; unsigned wide add
|
|
%aw = zext i32 %al to i64
|
|
%bw = zext i32 %bl to i64
|
|
%cw = add i64 %aw, %bw
|
|
; ch == carry bit
|
|
%ch = lshr i64 %cw, 32
|
|
%dw = add i64 %ch, %bw
|
|
ret i64 %dw
|
|
}
|