Daniel Sanders e1820a6a4e [mips][fp64] Add an implicit def to MFHC1 claiming that it reads the lower 32-bits of 64-bit FPR ... Summary: This is a white lie to workaround a widespread bug in the -mfp64 implementation. The problem is that none of the 32-bit fpu ops mention the fact that they clobber the upper 32-bits of the 64-bit FPR. This allows MFHC1 to be scheduled on the wrong side of most 32-bit FPU ops. Fixing that requires a major overhaul of the FPU implementation which can't be done right now due to time constraints. MFHC1 is one of two affected instructions. These instructions are the only FPU instructions that don't read or write the lower 32-bits. We therefore pretend that it reads the bottom 32-bits to artificially create a dependency and prevent the scheduler changing the behaviour of the code. The other instruction is MTHC1 which will be fixed once I've have found a failing test case for it. The testcase is test-suite/SingleSource/UnitTests/Vector/simple.c when given TARGET_CFLAGS="-mips32r2 -mfp64 -mmsa". Reviewers: jacksprat, matheusalmeida Reviewed By: jacksprat Differential Revision: http://llvm-reviews.chandlerc.com/D2966 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@203464 91177308-0d34-0410-b5e6-96231b3b80d8		2014-03-10 15:01:57 +00:00
..
Analysis	[TTI] There is actually no realistic way to pop TTI implementations off	2014-03-10 02:45:14 +00:00
AsmParser
Bitcode
CodeGen	[C++11] Remove 'virtual' keyword from methods marked with 'override' keyword.	2014-03-10 05:29:18 +00:00
DebugInfo
ExecutionEngine
IR	[PM] While I'm here, fix a few other clang-format issues. Pulls some	2014-03-10 02:12:14 +00:00
IRReader
LineEditor
Linker
LTO
MC
Object
Option
Support	[C++11] Remove 'virtual' keyword from methods marked with 'override' keyword.	2014-03-10 03:53:12 +00:00
TableGen
Target	[mips][fp64] Add an implicit def to MFHC1 claiming that it reads the lower 32-bits of 64-bit FPR	2014-03-10 15:01:57 +00:00
Transforms
CMakeLists.txt
LLVMBuild.txt
Makefile