mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-02 11:30:10 +00:00
This is mostly achieved by providing the correct register class manually, because getRegClassFor always returns the GPR*AllRegClass for MVT::i32 and MVT::i64. Also cleanup the code to use the FastEmitInst_* method whenever possible. This makes sure that the operands' register class is properly constrained. For all the remaining cases this adds the missing constrainOperandRegClass calls for each operand. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216225 91177308-0d34-0410-b5e6-96231b3b80d8
48 lines
1.5 KiB
LLVM
48 lines
1.5 KiB
LLVM
; RUN: llc -O0 -fast-isel-abort -verify-machineinstrs -mtriple=arm64-apple-darwin < %s | FileCheck %s
|
|
|
|
@sortlist = common global [5001 x i32] zeroinitializer, align 16
|
|
@sortlist2 = common global [5001 x i64] zeroinitializer, align 16
|
|
|
|
; Load an address with an offset larget then LDR imm can handle
|
|
define i32 @foo() nounwind {
|
|
entry:
|
|
; CHECK: @foo
|
|
; CHECK: adrp x[[REG:[0-9]+]], _sortlist@GOTPAGE
|
|
; CHECK: ldr x[[REG1:[0-9]+]], [x[[REG]], _sortlist@GOTPAGEOFF]
|
|
; CHECK: movz x[[REG2:[0-9]+]], #0x4e20
|
|
; CHECK: add x[[REG3:[0-9]+]], x[[REG1]], x[[REG2]]
|
|
; CHECK: ldr w0, [x[[REG3]]]
|
|
; CHECK: ret
|
|
%0 = load i32* getelementptr inbounds ([5001 x i32]* @sortlist, i32 0, i64 5000), align 4
|
|
ret i32 %0
|
|
}
|
|
|
|
define i64 @foo2() nounwind {
|
|
entry:
|
|
; CHECK: @foo2
|
|
; CHECK: adrp x[[REG:[0-9]+]], _sortlist2@GOTPAGE
|
|
; CHECK: ldr x[[REG1:[0-9]+]], [x[[REG]], _sortlist2@GOTPAGEOFF]
|
|
; CHECK: movz x[[REG2:[0-9]+]], #0x9c40
|
|
; CHECK: add x[[REG3:[0-9]+]], x[[REG1]], x[[REG2]]
|
|
; CHECK: ldr x0, [x[[REG3]]]
|
|
; CHECK: ret
|
|
%0 = load i64* getelementptr inbounds ([5001 x i64]* @sortlist2, i32 0, i64 5000), align 4
|
|
ret i64 %0
|
|
}
|
|
|
|
; Load an address with a ridiculously large offset.
|
|
; rdar://12505553
|
|
@pd2 = common global i8* null, align 8
|
|
|
|
define signext i8 @foo3() nounwind ssp {
|
|
entry:
|
|
; CHECK: @foo3
|
|
; CHECK: movz x[[REG:[0-9]+]], #0xb3a, lsl #32
|
|
; CHECK: movk x[[REG]], #0x73ce, lsl #16
|
|
; CHECK: movk x[[REG]], #0x2ff2
|
|
%0 = load i8** @pd2, align 8
|
|
%arrayidx = getelementptr inbounds i8* %0, i64 12345678901234
|
|
%1 = load i8* %arrayidx, align 1
|
|
ret i8 %1
|
|
}
|