mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-27 15:29:51 +00:00
subreg form on x86-64, to avoid the problem with x86-32 having GPRs that don't have 8-bit subregs. Also, change several 16-bit instructions to use equivalent 32-bit instructions. These have a smaller encoding and avoid partial-register updates. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@54223 91177308-0d34-0410-b5e6-96231b3b80d8
52 lines
1.3 KiB
LLVM
52 lines
1.3 KiB
LLVM
; RUN: llvm-as < %s | llc -march=x86 | not grep and
|
|
; RUN: llvm-as < %s | llc -march=x86-64 > %t
|
|
; RUN: not grep and %t
|
|
; RUN: not grep movzbq %t
|
|
; RUN: not grep movzwq %t
|
|
; RUN: not grep movzlq %t
|
|
|
|
; These should use movzbl instead of 'and 255'.
|
|
; This related to not having a ZERO_EXTEND_REG opcode.
|
|
|
|
define i32 @c(i32 %d) nounwind {
|
|
%e = add i32 %d, 1
|
|
%retval = and i32 %e, 65535
|
|
ret i32 %retval
|
|
}
|
|
define i64 @e(i64 %d) nounwind {
|
|
%e = add i64 %d, 1
|
|
%retval = and i64 %e, 65535
|
|
ret i64 %retval
|
|
}
|
|
define i64 @f(i64 %d) nounwind {
|
|
%e = add i64 %d, 1
|
|
%retval = and i64 %e, 4294967295
|
|
ret i64 %retval
|
|
}
|
|
|
|
define i32 @g(i8 %d) nounwind {
|
|
%e = add i8 %d, 1
|
|
%retval = zext i8 %e to i32
|
|
ret i32 %retval
|
|
}
|
|
define i32 @h(i16 %d) nounwind {
|
|
%e = add i16 %d, 1
|
|
%retval = zext i16 %e to i32
|
|
ret i32 %retval
|
|
}
|
|
define i64 @i(i8 %d) nounwind {
|
|
%e = add i8 %d, 1
|
|
%retval = zext i8 %e to i64
|
|
ret i64 %retval
|
|
}
|
|
define i64 @j(i16 %d) nounwind {
|
|
%e = add i16 %d, 1
|
|
%retval = zext i16 %e to i64
|
|
ret i64 %retval
|
|
}
|
|
define i64 @k(i32 %d) nounwind {
|
|
%e = add i32 %d, 1
|
|
%retval = zext i32 %e to i64
|
|
ret i64 %retval
|
|
}
|