mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-01 04:29:57 +00:00
This change reduces the number of instructions generated. For example, (load (add (sub $n0, $n1), (MipsLo got(s)))) results in the following sequence of instructions: 1. sub $n2, $n0, $n1 2. lw got(s)($n2) Previously, three instructions were needed. 1. sub $n2, $n0, $n1 2. addiu $n3, $n2, got(s) 3. lw 0($n3) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146888 91177308-0d34-0410-b5e6-96231b3b80d8
66 lines
1.5 KiB
LLVM
66 lines
1.5 KiB
LLVM
; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=PIC
|
|
; RUN: llc -march=mipsel -relocation-model=static < %s \
|
|
; RUN: | FileCheck %s -check-prefix=STATIC
|
|
|
|
|
|
@t1 = thread_local global i32 0, align 4
|
|
|
|
define i32 @f1() nounwind {
|
|
entry:
|
|
%tmp = load i32* @t1, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK: f1:
|
|
|
|
; PIC: lw $25, %call16(__tls_get_addr)($gp)
|
|
; PIC: addiu $4, $gp, %tlsgd(t1)
|
|
; PIC: jalr $25
|
|
; PIC: lw $2, 0($2)
|
|
|
|
; STATIC: rdhwr $3, $29
|
|
; STATIC: lui $[[R0:[0-9]+]], %tprel_hi(t1)
|
|
; STATIC: addiu $[[R1:[0-9]+]], $[[R0]], %tprel_lo(t1)
|
|
; STATIC: addu $[[R2:[0-9]+]], $3, $[[R1]]
|
|
; STATIC: lw $2, 0($[[R2]])
|
|
}
|
|
|
|
|
|
@t2 = external thread_local global i32
|
|
|
|
define i32 @f2() nounwind {
|
|
entry:
|
|
%tmp = load i32* @t2, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK: f2:
|
|
|
|
; PIC: lw $25, %call16(__tls_get_addr)($gp)
|
|
; PIC: addiu $4, $gp, %tlsgd(t2)
|
|
; PIC: jalr $25
|
|
; PIC: lw $2, 0($2)
|
|
|
|
; STATIC: rdhwr $3, $29
|
|
; STATIC: lw $[[R0:[0-9]+]], %gottprel(t2)($gp)
|
|
; STATIC: addu $[[R1:[0-9]+]], $3, $[[R0]]
|
|
; STATIC: lw $2, 0($[[R1]])
|
|
}
|
|
|
|
@f3.i = internal thread_local unnamed_addr global i32 1, align 4
|
|
|
|
define i32 @f3() nounwind {
|
|
entry:
|
|
; CHECK: f3:
|
|
|
|
; PIC: addiu $4, $gp, %tlsldm(f3.i)
|
|
; PIC: jalr $25
|
|
; PIC: lui $[[R0:[0-9]+]], %dtprel_hi(f3.i)
|
|
; PIC: addu $[[R1:[0-9]+]], $[[R0]], $2
|
|
; PIC: lw ${{[0-9]+}}, %dtprel_lo(f3.i)($[[R1]])
|
|
|
|
%0 = load i32* @f3.i, align 4
|
|
%inc = add nsw i32 %0, 1
|
|
store i32 %inc, i32* @f3.i, align 4
|
|
ret i32 %inc
|
|
}
|
|
|