mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
03c060b6d4
Summary: This continues the patch series to eliminate StringRef forms of GNU triples from the internals of LLVM that began in r239036. Reviewers: echristo, rafael Reviewed By: rafael Subscribers: rafael, llvm-commits, rengolin Differential Revision: http://reviews.llvm.org/D10243 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239464 91177308-0d34-0410-b5e6-96231b3b80d8
69 lines
1.9 KiB
C++
69 lines
1.9 KiB
C++
//===-- HexagonMCTargetDesc.h - Hexagon Target Descriptions -----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides Hexagon specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H
|
|
#define LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H
|
|
|
|
#include <cstdint>
|
|
|
|
namespace llvm {
|
|
struct InstrItinerary;
|
|
struct InstrStage;
|
|
class MCAsmBackend;
|
|
class MCCodeEmitter;
|
|
class MCContext;
|
|
class MCInstrInfo;
|
|
class MCObjectWriter;
|
|
class MCRegisterInfo;
|
|
class MCSubtargetInfo;
|
|
class Target;
|
|
class Triple;
|
|
class StringRef;
|
|
class raw_ostream;
|
|
class raw_pwrite_stream;
|
|
|
|
extern Target TheHexagonTarget;
|
|
|
|
extern const InstrStage HexagonStages[];
|
|
|
|
MCInstrInfo *createHexagonMCInstrInfo();
|
|
|
|
MCCodeEmitter *createHexagonMCCodeEmitter(MCInstrInfo const &MCII,
|
|
MCRegisterInfo const &MRI,
|
|
MCContext &MCT);
|
|
|
|
MCAsmBackend *createHexagonAsmBackend(Target const &T,
|
|
MCRegisterInfo const &MRI,
|
|
const Triple &TT, StringRef CPU);
|
|
|
|
MCObjectWriter *createHexagonELFObjectWriter(raw_pwrite_stream &OS,
|
|
uint8_t OSABI, StringRef CPU);
|
|
|
|
} // End llvm namespace
|
|
|
|
// Define symbolic names for Hexagon registers. This defines a mapping from
|
|
// register name to register number.
|
|
//
|
|
#define GET_REGINFO_ENUM
|
|
#include "HexagonGenRegisterInfo.inc"
|
|
|
|
// Defines symbolic names for the Hexagon instructions.
|
|
//
|
|
#define GET_INSTRINFO_ENUM
|
|
#include "HexagonGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#include "HexagonGenSubtargetInfo.inc"
|
|
|
|
#endif
|