mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
53624a2df5
This patch is mostly just refactoring a bunch of copy-and-pasted code, but it also adds a check that the call instructions are readnone or readonly. That check was already present for sin, cos, sqrt, log2, and exp2 calls, but it was missing for the rest of the builtins being handled in this code. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@161282 91177308-0d34-0410-b5e6-96231b3b80d8
61 lines
1.8 KiB
LLVM
61 lines
1.8 KiB
LLVM
; RUN: llc < %s -disable-post-ra -mtriple=armv7-apple-darwin -mcpu=cortex-a8 | FileCheck %s -check-prefix=SOFT
|
|
; RUN: llc < %s -disable-post-ra -mtriple=armv7-gnueabi -float-abi=hard -mcpu=cortex-a8 | FileCheck %s -check-prefix=HARD
|
|
|
|
; rdar://8984306
|
|
define float @test1(float %x, float %y) nounwind {
|
|
entry:
|
|
; SOFT: test1:
|
|
; SOFT: lsr r1, r1, #31
|
|
; SOFT: bfi r0, r1, #31, #1
|
|
|
|
; HARD: test1:
|
|
; HARD: vmov.i32 [[REG1:(d[0-9]+)]], #0x80000000
|
|
; HARD: vbsl [[REG1]], d
|
|
%0 = tail call float @copysignf(float %x, float %y) nounwind readnone
|
|
ret float %0
|
|
}
|
|
|
|
define double @test2(double %x, double %y) nounwind {
|
|
entry:
|
|
; SOFT: test2:
|
|
; SOFT: lsr r2, r3, #31
|
|
; SOFT: bfi r1, r2, #31, #1
|
|
|
|
; HARD: test2:
|
|
; HARD: vmov.i32 [[REG2:(d[0-9]+)]], #0x80000000
|
|
; HARD: vshl.i64 [[REG2]], [[REG2]], #32
|
|
; HARD: vbsl [[REG2]], d1, d0
|
|
%0 = tail call double @copysign(double %x, double %y) nounwind readnone
|
|
ret double %0
|
|
}
|
|
|
|
define double @test3(double %x, double %y, double %z) nounwind {
|
|
entry:
|
|
; SOFT: test3:
|
|
; SOFT: vmov.i32 [[REG3:(d[0-9]+)]], #0x80000000
|
|
; SOFT: vshl.i64 [[REG3]], [[REG3]], #32
|
|
; SOFT: vbsl [[REG3]],
|
|
%0 = fmul double %x, %y
|
|
%1 = tail call double @copysign(double %0, double %z) nounwind readnone
|
|
ret double %1
|
|
}
|
|
|
|
; rdar://9287902
|
|
define float @test4() nounwind {
|
|
entry:
|
|
; SOFT: test4:
|
|
; SOFT: vmov [[REG7:(d[0-9]+)]], r0, r1
|
|
; SOFT: vmov.i32 [[REG6:(d[0-9]+)]], #0x80000000
|
|
; SOFT: vshr.u64 [[REG7]], [[REG7]], #32
|
|
; SOFT: vbsl [[REG6]], [[REG7]],
|
|
%0 = tail call double (...)* @bar() nounwind
|
|
%1 = fptrunc double %0 to float
|
|
%2 = tail call float @copysignf(float 5.000000e-01, float %1) nounwind readnone
|
|
%3 = fadd float %1, %2
|
|
ret float %3
|
|
}
|
|
|
|
declare double @bar(...)
|
|
declare double @copysign(double, double) nounwind
|
|
declare float @copysignf(float, float) nounwind
|