1
0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-24 22:32:47 +00:00
llvm-6502/test/TableGen/ifbit.td
Bruno Cardoso Lopes eba8f1893b For a tablegen expression such as !if(a,b,c), let 'a'
be evaluated for 'bit' operators


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106185 91177308-0d34-0410-b5e6-96231b3b80d8
2010-06-17 00:31:36 +00:00

12 lines
157 B
TableGen

// RUN: tblgen %s | FileCheck %s
// XFAIL: vg_leak
// CHECK: a = 6
// CHECK: a = 5
class A<bit b = 1> {
int a = !if(b, 5, 6);
}
def X : A<0>;
def Y : A;