6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-12 00:29:20 +00:00
Code Issues Projects Releases Wiki Activity
eaf77254d4
llvm-6502/lib/Target/X86/MCTargetDesc
History
Michael Liao be02a90de1 Add support of RTM from TSX extension 
- Add RTM code generation support throught 3 X86 intrinsics:
  xbegin()/xend() to start/end a transaction region, and xabort() to abort a
  tranaction region



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@167573 91177308-0d34-0410-b5e6-96231b3b80d8
2012-11-08 07:28:54 +00:00
..
CMakeLists.txt Move x86 specific bits of the COFF writer to lib/Target/X86. 2011-12-24 02:14:02 +00:00
LLVMBuild.txt LLVMBuild: Remove trailing newline, which irked me. 2011-12-12 19:48:00 +00:00
Makefile
X86AsmBackend.cpp Enable ELF machine type to be specified explicitly in X86 backend 2012-10-30 17:33:39 +00:00
X86BaseInfo.h Add support of RTM from TSX extension 2012-11-08 07:28:54 +00:00
X86ELFObjectWriter.cpp Enable ELF machine type to be specified explicitly in X86 backend 2012-10-30 17:33:39 +00:00
X86FixupKinds.h Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore. 2012-02-18 12:03:15 +00:00
X86MachObjectWriter.cpp X86_32: Large Symbol+Offset relocations. 2012-09-26 21:27:45 +00:00
X86MCAsmInfo.cpp Mark jump tables in code sections with DataRegion directives. 2012-09-24 23:06:27 +00:00
X86MCAsmInfo.h Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore. 2012-02-18 12:03:15 +00:00
X86MCCodeEmitter.cpp Add support of RTM from TSX extension 2012-11-08 07:28:54 +00:00
X86MCTargetDesc.cpp Add register encoding support in X86 backend 2012-10-04 19:50:43 +00:00
X86MCTargetDesc.h Enable ELF machine type to be specified explicitly in X86 backend 2012-10-30 17:33:39 +00:00
X86WinCOFFObjectWriter.cpp Add support for implicit TLS model used with MS VC runtime. 2012-02-11 17:26:53 +00:00