This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
llvm-6502
Watch
1
Star
0
Fork
0
You've already forked llvm-6502
mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced
2024-11-10 01:10:48 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
eaf8a32859
llvm-6502
/
test
/
MC
/
Disassembler
History
Craig Topper
82a644adf2
Remove A6/A7 opcode maps. They can all be handled with a TB map, opcode of 0xa6/0xa7, and adding MRM_C0/MRM_E0 forms. Removes 376K from the disassembler tables.
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@201641
91177308-0d34-0410-b5e6-96231b3b80d8
2014-02-19 05:34:21 +00:00
..
AArch64
ARM
ARM: change implicit immediate forms of {ld,st}r{,b}t to psuedo-instructions
2014-01-12 04:36:01 +00:00
Mips
LL and SC decoder method fix.
2014-01-15 13:17:33 +00:00
PowerPC
Sparc
[Sparc] Correct quad register list in the asm parser.
2014-01-24 05:24:01 +00:00
SystemZ
X86
Remove A6/A7 opcode maps. They can all be handled with a TB map, opcode of 0xa6/0xa7, and adding MRM_C0/MRM_E0 forms. Removes 376K from the disassembler tables.
2014-02-19 05:34:21 +00:00
XCore