mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-27 13:29:50 +00:00
2d0eef4c7d
This includes instructions with aggregate operands (insert/extract), instructions with vector operands (insert/extract/shuffle), binary arithmetic and bitwise instructions, conversion instructions and terminators. Work was done by lama.saba@intel.com. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202262 91177308-0d34-0410-b5e6-96231b3b80d8
35 lines
980 B
LLVM
35 lines
980 B
LLVM
; RUN: llvm-dis < %s.bc| FileCheck %s
|
|
|
|
; vectorOperations.3.2.ll.bc was generated by passing this file to llvm-as-3.2.
|
|
; The test checks that LLVM does not misread vector operations of
|
|
; older bitcode files.
|
|
|
|
define void @extractelement(<2 x i8> %x1){
|
|
entry:
|
|
; CHECK: %res1 = extractelement <2 x i8> %x1, i32 0
|
|
%res1 = extractelement <2 x i8> %x1, i32 0
|
|
|
|
ret void
|
|
}
|
|
|
|
define void @insertelement(<2 x i8> %x1){
|
|
entry:
|
|
; CHECK: %res1 = insertelement <2 x i8> %x1, i8 0, i32 0
|
|
%res1 = insertelement <2 x i8> %x1, i8 0, i32 0
|
|
|
|
ret void
|
|
}
|
|
|
|
define void @shufflevector(<2 x i8> %x1){
|
|
entry:
|
|
; CHECK: %res1 = shufflevector <2 x i8> %x1, <2 x i8> %x1, <2 x i32> <i32 0, i32 1>
|
|
%res1 = shufflevector <2 x i8> %x1, <2 x i8> %x1, <2 x i32> <i32 0, i32 1>
|
|
|
|
; CHECK-NEXT: %res2 = shufflevector <2 x i8> %x1, <2 x i8> undef, <2 x i32> <i32 0, i32 1>
|
|
%res2 = shufflevector <2 x i8> %x1, <2 x i8> undef, <2 x i32> <i32 0, i32 1>
|
|
|
|
ret void
|
|
}
|
|
|
|
|