Jim Grosbach eeaf1c1636 ARM NEON relax parse time diagnostics for alignment specifiers. ... There's more variation that we need to handle. Error checking will need to be on operand predicates. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146884 91177308-0d34-0410-b5e6-96231b3b80d8		2011-12-19 18:31:43 +00:00
..
Analysis	Allow inlining of functions with returns_twice calls, if they have the	2011-12-18 20:35:43 +00:00
Archive
AsmParser	The powers that be have decided that LLVM IR should now support 16-bit	2011-12-17 00:04:22 +00:00
Bitcode	The powers that be have decided that LLVM IR should now support 16-bit	2011-12-17 00:04:22 +00:00
CodeGen	Handle sub-register operands in recomputeRegClass().	2011-12-19 16:53:37 +00:00
DebugInfo
ExecutionEngine
Linker	Revert 146728 as it's causing failures on some of the external bots as well as	2011-12-17 22:19:53 +00:00
MC	Add back the MC bits of 126425. Original patch by Nathan Jeffords. I added the	2011-12-17 01:14:52 +00:00
Object
Support	APInt: update asserts for base-36	2011-12-16 20:36:31 +00:00
TableGen
Target	ARM NEON relax parse time diagnostics for alignment specifiers.	2011-12-19 18:31:43 +00:00
Transforms	- Use getExitingBlock instead of getExitingBlocks.	2011-12-18 21:52:30 +00:00
VMCore	The powers that be have decided that LLVM IR should now support 16-bit	2011-12-17 00:04:22 +00:00
CMakeLists.txt
LLVMBuild.txt
Makefile