mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
0ba2bcfcc3
instruction opcodes are now numbered. No functionality change. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56497 91177308-0d34-0410-b5e6-96231b3b80d8
93 lines
3.1 KiB
C++
93 lines
3.1 KiB
C++
//===-- PIC16ISelLowering.h - PIC16 DAG Lowering Interface ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the interfaces that PIC16 uses to lower LLVM code into a
|
|
// selection DAG.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef PIC16ISELLOWERING_H
|
|
#define PIC16ISELLOWERING_H
|
|
|
|
#include "PIC16.h"
|
|
#include "PIC16Subtarget.h"
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
#include "llvm/Target/TargetLowering.h"
|
|
|
|
namespace llvm {
|
|
namespace PIC16ISD {
|
|
enum NodeType {
|
|
// Start the numbering from where ISD NodeType finishes.
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
|
|
|
// used for encapsulating the expanded nodes into one node.
|
|
Package,
|
|
|
|
// Get the Higher 16 bits from a 32-bit immediate
|
|
Hi,
|
|
|
|
// Get the Lower 16 bits from a 32-bit immediate
|
|
Lo,
|
|
|
|
Cmp, // PIC16 Generic Comparison instruction.
|
|
Branch, // PIC16 Generic Branch Instruction.
|
|
BTFSS, // PIC16 BitTest Instruction (Skip if set).
|
|
BTFSC, // PIC16 BitTest Instruction (Skip if clear).
|
|
|
|
// PIC16 comparison to be converted to either XOR or SUB
|
|
// Following instructions cater to those convertions.
|
|
XORCC,
|
|
SUBCC,
|
|
|
|
// Get the Global Address wrapped into a wrapper that also captures
|
|
// the bank or page.
|
|
Wrapper,
|
|
SetBank,
|
|
SetPage
|
|
};
|
|
}
|
|
|
|
//===--------------------------------------------------------------------===//
|
|
// TargetLowering Implementation
|
|
//===--------------------------------------------------------------------===//
|
|
class PIC16TargetLowering : public TargetLowering
|
|
{
|
|
public:
|
|
typedef std::map<SDNode *, SDNode *> NodeMap_t;
|
|
|
|
explicit PIC16TargetLowering(PIC16TargetMachine &TM);
|
|
|
|
/// LowerOperation - Provide custom lowering hooks for some operations.
|
|
virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG);
|
|
|
|
SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerFORMAL_ARGUMENTS(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerRET(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerFrameIndex(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG);
|
|
|
|
SDValue RemoveHiLo(SDNode *, SelectionDAG &DAG,
|
|
DAGCombinerInfo &DCI) const;
|
|
SDValue LowerADDSUB(SDNode *, SelectionDAG &DAG,
|
|
DAGCombinerInfo &DCI) const;
|
|
SDValue LowerLOAD(SDNode *, SelectionDAG &DAG,
|
|
DAGCombinerInfo &DCI) const;
|
|
|
|
/// getTargetNodeName - This method returns the name of a target specific
|
|
// DAG node.
|
|
virtual const char *getTargetNodeName(unsigned Opcode) const;
|
|
virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const;
|
|
|
|
// utility function.
|
|
const SDValue *findLoadi8(const SDValue &Src, SelectionDAG &DAG) const;
|
|
};
|
|
} // namespace llvm
|
|
|
|
#endif // PIC16ISELLOWERING_H
|