mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 21:32:10 +00:00
a70f28ce7d
The MicroBlaze is a highly configurable 32-bit soft-microprocessor for use on Xilinx FPGAs. For more information see: http://www.xilinx.com/tools/microblaze.htm http://en.wikipedia.org/wiki/MicroBlaze The current LLVM MicroBlaze backend generates assembly which can be compiled using the an appropriate binutils assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@96969 91177308-0d34-0410-b5e6-96231b3b80d8
118 lines
2.5 KiB
LLVM
118 lines
2.5 KiB
LLVM
; Ensure that shifts are lowered to loops when the barrel shifter unit is
|
|
; not available in the hardware and that loops are not used when the
|
|
; barrel shifter unit is available in the hardware.
|
|
;
|
|
; RUN: llc < %s -march=mblaze | FileCheck -check-prefix=FUN %s
|
|
; RUN: llc < %s -march=mblaze -mattr=+barrel | FileCheck -check-prefix=SHT %s
|
|
|
|
define i8 @test_i8(i8 %a, i8 %b) {
|
|
; FUN: test_i8:
|
|
; SHT: test_i8:
|
|
|
|
%tmp.1 = shl i8 %a, %b
|
|
; FUN-NOT: bsll
|
|
; FUN: andi
|
|
; FUN: add
|
|
; FUN: bnei
|
|
; SHT-NOT: andi
|
|
; SHT-NOT: bnei
|
|
; SHT: bsll
|
|
|
|
ret i8 %tmp.1
|
|
; FUN: rtsd
|
|
; SHT: rtsd
|
|
}
|
|
|
|
define i8 @testc_i8(i8 %a, i8 %b) {
|
|
; FUN: testc_i8:
|
|
; SHT: testc_i8:
|
|
|
|
%tmp.1 = shl i8 %a, 5
|
|
; FUN-NOT: bsll
|
|
; FUN: andi
|
|
; FUN: add
|
|
; FUN: bnei
|
|
; SHT-NOT: andi
|
|
; SHT-NOT: add
|
|
; SHT-NOT: bnei
|
|
; SHT: bslli
|
|
|
|
ret i8 %tmp.1
|
|
; FUN: rtsd
|
|
; SHT: rtsd
|
|
}
|
|
|
|
define i16 @test_i16(i16 %a, i16 %b) {
|
|
; FUN: test_i16:
|
|
; SHT: test_i16:
|
|
|
|
%tmp.1 = shl i16 %a, %b
|
|
; FUN-NOT: bsll
|
|
; FUN: andi
|
|
; FUN: add
|
|
; FUN: bnei
|
|
; SHT-NOT: andi
|
|
; SHT-NOT: bnei
|
|
; SHT: bsll
|
|
|
|
ret i16 %tmp.1
|
|
; FUN: rtsd
|
|
; SHT: rtsd
|
|
}
|
|
|
|
define i16 @testc_i16(i16 %a, i16 %b) {
|
|
; FUN: testc_i16:
|
|
; SHT: testc_i16:
|
|
|
|
%tmp.1 = shl i16 %a, 5
|
|
; FUN-NOT: bsll
|
|
; FUN: andi
|
|
; FUN: add
|
|
; FUN: bnei
|
|
; SHT-NOT: andi
|
|
; SHT-NOT: add
|
|
; SHT-NOT: bnei
|
|
; SHT: bslli
|
|
|
|
ret i16 %tmp.1
|
|
; FUN: rtsd
|
|
; SHT: rtsd
|
|
}
|
|
|
|
define i32 @test_i32(i32 %a, i32 %b) {
|
|
; FUN: test_i32:
|
|
; SHT: test_i32:
|
|
|
|
%tmp.1 = shl i32 %a, %b
|
|
; FUN-NOT: bsll
|
|
; FUN: andi
|
|
; FUN: add
|
|
; FUN: bnei
|
|
; SHT-NOT: andi
|
|
; SHT-NOT: bnei
|
|
; SHT: bsll
|
|
|
|
ret i32 %tmp.1
|
|
; FUN: rtsd
|
|
; SHT: rtsd
|
|
}
|
|
|
|
define i32 @testc_i32(i32 %a, i32 %b) {
|
|
; FUN: testc_i32:
|
|
; SHT: testc_i32:
|
|
|
|
%tmp.1 = shl i32 %a, 5
|
|
; FUN-NOT: bsll
|
|
; FUN: andi
|
|
; FUN: add
|
|
; FUN: bnei
|
|
; SHT-NOT: andi
|
|
; SHT-NOT: add
|
|
; SHT-NOT: bnei
|
|
; SHT: bslli
|
|
|
|
ret i32 %tmp.1
|
|
; FUN: rtsd
|
|
; SHT: rtsd
|
|
}
|