| .. |
|
AsmMatcherEmitter.cpp
|
TableGen: Convert an assert() to a proper diagnostic.
|
2012-09-12 17:40:25 +00:00 |
|
AsmWriterEmitter.cpp
|
Allow the second opcode info table to be 8, 16, or 32-bits as needed to represent additional fragments. This recovers some space on ATT X86 syntax and PowerPC which only need 40-bits instead of 48-bits. This also increases ARM to 64-bits to fully encode all of its operands.
|
2012-09-14 08:33:11 +00:00 |
|
AsmWriterInst.cpp
|
|
|
|
AsmWriterInst.h
|
|
|
|
CallingConvEmitter.cpp
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
CMakeLists.txt
|
I'm introducing a new machine model to simultaneously allow simple
|
2012-07-07 04:00:00 +00:00 |
|
CodeEmitterGen.cpp
|
Re-work bit/bits value resolving in tblgen
|
2012-09-06 23:32:48 +00:00 |
|
CodeGenDAGPatterns.cpp
|
Improve tblgen code cleanliness: create an unknown_class, from which the unknown def inherits. Make tblgen check for that class, rather than checking for the def itself.
|
2012-09-11 23:47:08 +00:00 |
|
CodeGenDAGPatterns.h
|
Tablegen: Add OperandWithDefaultOps Operand type
|
2012-09-06 14:15:52 +00:00 |
|
CodeGenInstruction.cpp
|
Improve tblgen code cleanliness: create an unknown_class, from which the unknown def inherits. Make tblgen check for that class, rather than checking for the def itself.
|
2012-09-11 23:47:08 +00:00 |
|
CodeGenInstruction.h
|
Heed guessInstructionProperties, and stop warning on redundant flags.
|
2012-08-24 00:31:16 +00:00 |
|
CodeGenIntrinsics.h
|
|
|
|
CodeGenRegisters.cpp
|
Compute a map from register names to registers, rather than scanning the list of registers every time we want to look up a register by name.
|
2012-09-11 23:32:17 +00:00 |
|
CodeGenRegisters.h
|
Compute a map from register names to registers, rather than scanning the list of registers every time we want to look up a register by name.
|
2012-09-11 23:32:17 +00:00 |
|
CodeGenSchedule.cpp
|
I'm introducing a new machine model to simultaneously allow simple
|
2012-07-07 04:00:00 +00:00 |
|
CodeGenSchedule.h
|
I'm introducing a new machine model to simultaneously allow simple
|
2012-07-07 04:00:00 +00:00 |
|
CodeGenTarget.cpp
|
Compute a map from register names to registers, rather than scanning the list of registers every time we want to look up a register by name.
|
2012-09-11 23:32:17 +00:00 |
|
CodeGenTarget.h
|
Add CodeGenTarget::guessInstructionProperties.
|
2012-08-23 19:34:41 +00:00 |
|
DAGISelEmitter.cpp
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
DAGISelMatcher.cpp
|
|
|
|
DAGISelMatcher.h
|
Fix a typo (the the => the)
|
2012-07-23 08:51:15 +00:00 |
|
DAGISelMatcherEmitter.cpp
|
TblGen: Tweak to pretty-print DAGISel.inc a bit better.
|
2012-07-18 22:41:03 +00:00 |
|
DAGISelMatcherGen.cpp
|
Tablegen: Add OperandWithDefaultOps Operand type
|
2012-09-06 14:15:52 +00:00 |
|
DAGISelMatcherOpt.cpp
|
|
|
|
DFAPacketizerEmitter.cpp
|
Refactored DFA generator. Merged transition class into state class.
|
2012-09-07 21:35:43 +00:00 |
|
DisassemblerEmitter.cpp
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
EDEmitter.cpp
|
Fix a couple of Doxygen comment issues pointed out by -Wdocumentation.
|
2012-09-12 16:59:47 +00:00 |
|
FastISelEmitter.cpp
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
FixedLenDecoderEmitter.cpp
|
Re-work bit/bits value resolving in tblgen
|
2012-09-06 23:32:48 +00:00 |
|
InstrInfoEmitter.cpp
|
Add an MCID::Select flag and TII hooks for optimizing selects.
|
2012-08-16 23:11:47 +00:00 |
|
IntrinsicEmitter.cpp
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
LLVMBuild.txt
|
|
|
|
Makefile
|
|
|
|
PseudoLoweringEmitter.cpp
|
Tablegen: Add OperandWithDefaultOps Operand type
|
2012-09-06 14:15:52 +00:00 |
|
RegisterInfoEmitter.cpp
|
Add TRI::getSubRegIndexLaneMask().
|
2012-09-11 16:34:08 +00:00 |
|
SequenceToOffsetTable.h
|
Reduce size of register name index tables by using uint16_t for all in tree targets. If more than 16-bits are needed for any out of tree targets, code will detect and use uint32_t instead.
|
2012-09-14 06:37:49 +00:00 |
|
SetTheory.cpp
|
|
|
|
SetTheory.h
|
|
|
|
StringToOffsetTable.h
|
Add some missing includes for the build against stdcxx.
|
2012-08-10 10:53:56 +00:00 |
|
SubtargetEmitter.cpp
|
Constify subtarget info properly so that we dont cast away the const in
|
2012-09-05 21:43:57 +00:00 |
|
TableGen.cpp
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
TableGenBackends.h
|
Write llvm-tblgen backends as functions instead of sub-classes.
|
2012-06-11 15:37:55 +00:00 |
|
TGValueTypes.cpp
|
|
|
|
X86DisassemblerShared.h
|
Add more indirection to the disassembler tables to reduce amount of space used to store the operand types and encodings. Store only the unique combinations in a separate table and store indices in the instruction table. Saves about 32K of static data.
|
2012-08-01 07:39:18 +00:00 |
|
X86DisassemblerTables.cpp
|
Add a new compression type to ModRM table that detects when the memory modRM byte represent 8 instructions and the reg modRM byte represents up to 64 instructions. Reduces modRM table from 43k entreis to 25k entries. Based on a patch from Manman Ren.
|
2012-09-13 05:45:42 +00:00 |
|
X86DisassemblerTables.h
|
Remove trailing whitespace
|
2012-07-31 05:28:41 +00:00 |
|
X86ModRMFilters.cpp
|
|
|
|
X86ModRMFilters.h
|
Fix Doxygen issues:
|
2012-09-13 12:34:29 +00:00 |
|
X86RecognizableInstr.cpp
|
Add support for converting llvm.fma to fma4 instructions.
|
2012-08-31 15:40:30 +00:00 |
|
X86RecognizableInstr.h
|
Fix Doxygen issues:
|
2012-09-13 12:34:29 +00:00 |
f4d78241ea