mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-19 01:34:32 +00:00
417c5c172c
LLVM's include tree and the use of using declarations to hide the 'legacy' namespace for the old pass manager. This undoes the primary modules-hostile change I made to keep out-of-tree targets building. I sent an email inquiring about whether this would be reasonable to do at this phase and people seemed fine with it, so making it a reality. This should allow us to start bootstrapping with modules to a certain extent along with making it easier to mix and match headers in general. The updates to any code for users of LLVM are very mechanical. Switch from including "llvm/PassManager.h" to "llvm/IR/LegacyPassManager.h". Qualify the types which now produce compile errors with "legacy::". The most common ones are "PassManager", "PassManagerBase", and "FunctionPassManager". git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@229094 91177308-0d34-0410-b5e6-96231b3b80d8
90 lines
2.7 KiB
C++
90 lines
2.7 KiB
C++
//===-- XCoreTargetMachine.cpp - Define TargetMachine for XCore -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "XCoreTargetMachine.h"
|
|
#include "XCoreTargetObjectFile.h"
|
|
#include "XCoreTargetTransformInfo.h"
|
|
#include "XCore.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/IR/Module.h"
|
|
#include "llvm/IR/LegacyPassManager.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
using namespace llvm;
|
|
|
|
/// XCoreTargetMachine ctor - Create an ILP32 architecture model
|
|
///
|
|
XCoreTargetMachine::XCoreTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL)
|
|
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
|
TLOF(make_unique<XCoreTargetObjectFile>()),
|
|
DL("e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:32-f64:32-a:0:32-n32"),
|
|
Subtarget(TT, CPU, FS, *this) {
|
|
initAsmInfo();
|
|
}
|
|
|
|
XCoreTargetMachine::~XCoreTargetMachine() {}
|
|
|
|
namespace {
|
|
/// XCore Code Generator Pass Configuration Options.
|
|
class XCorePassConfig : public TargetPassConfig {
|
|
public:
|
|
XCorePassConfig(XCoreTargetMachine *TM, PassManagerBase &PM)
|
|
: TargetPassConfig(TM, PM) {}
|
|
|
|
XCoreTargetMachine &getXCoreTargetMachine() const {
|
|
return getTM<XCoreTargetMachine>();
|
|
}
|
|
|
|
void addIRPasses() override;
|
|
bool addPreISel() override;
|
|
bool addInstSelector() override;
|
|
void addPreEmitPass() override;
|
|
};
|
|
} // namespace
|
|
|
|
TargetPassConfig *XCoreTargetMachine::createPassConfig(PassManagerBase &PM) {
|
|
return new XCorePassConfig(this, PM);
|
|
}
|
|
|
|
void XCorePassConfig::addIRPasses() {
|
|
addPass(createAtomicExpandPass(&getXCoreTargetMachine()));
|
|
|
|
TargetPassConfig::addIRPasses();
|
|
}
|
|
|
|
bool XCorePassConfig::addPreISel() {
|
|
addPass(createXCoreLowerThreadLocalPass());
|
|
return false;
|
|
}
|
|
|
|
bool XCorePassConfig::addInstSelector() {
|
|
addPass(createXCoreISelDag(getXCoreTargetMachine(), getOptLevel()));
|
|
return false;
|
|
}
|
|
|
|
void XCorePassConfig::addPreEmitPass() {
|
|
addPass(createXCoreFrameToArgsOffsetEliminationPass(), false);
|
|
}
|
|
|
|
// Force static initialization.
|
|
extern "C" void LLVMInitializeXCoreTarget() {
|
|
RegisterTargetMachine<XCoreTargetMachine> X(TheXCoreTarget);
|
|
}
|
|
|
|
TargetIRAnalysis XCoreTargetMachine::getTargetIRAnalysis() {
|
|
return TargetIRAnalysis(
|
|
[this](Function &) { return TargetTransformInfo(XCoreTTIImpl(this)); });
|
|
}
|