| .. |
|
AsmParser
|
AArch64: decode all MRS/MSR forms early to avoid saving FeatureBits.
|
2015-01-22 17:23:04 +00:00 |
|
Disassembler
|
|
|
|
InstPrinter
|
|
|
|
MCTargetDesc
|
Fix a problem where the AArch64 ELF assembler was failing with
|
2015-01-26 06:32:17 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
|
|
|
AArch64.h
|
|
|
|
AArch64.td
|
|
|
|
AArch64A53Fix835769.cpp
|
|
|
|
AArch64A57FPLoadBalancing.cpp
|
|
|
|
AArch64AddressTypePromotion.cpp
|
|
|
|
AArch64AdvSIMDScalarPass.cpp
|
|
|
|
AArch64AsmPrinter.cpp
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64BranchRelaxation.cpp
|
|
|
|
AArch64CallingConvention.h
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64CallingConvention.td
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
|
|
|
AArch64CollectLOH.cpp
|
|
|
|
AArch64ConditionalCompares.cpp
|
The subtarget is cached on the MachineFunction. Access it directly.
|
2015-01-27 07:31:29 +00:00 |
|
AArch64ConditionOptimizer.cpp
|
|
|
|
AArch64DeadRegisterDefinitionsPass.cpp
|
|
|
|
AArch64ExpandPseudoInsts.cpp
|
|
|
|
AArch64FastISel.cpp
|
|
|
|
AArch64FrameLowering.cpp
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64FrameLowering.h
|
|
|
|
AArch64InstrAtomics.td
|
|
|
|
AArch64InstrFormats.td
|
|
|
|
AArch64InstrInfo.cpp
|
|
|
|
AArch64InstrInfo.h
|
|
|
|
AArch64InstrInfo.td
|
|
|
|
AArch64ISelDAGToDAG.cpp
|
|
|
|
AArch64ISelLowering.cpp
|
|
|
|
AArch64ISelLowering.h
|
|
|
|
AArch64LoadStoreOptimizer.cpp
|
[AArch64][LoadStoreOptimizer] Form LDPSW when possible.
|
2015-01-24 01:25:54 +00:00 |
|
AArch64MachineCombinerPattern.h
|
|
|
|
AArch64MachineFunctionInfo.h
|
|
|
|
AArch64MCInstLower.cpp
|
|
|
|
AArch64MCInstLower.h
|
|
|
|
AArch64PBQPRegAlloc.cpp
|
|
|
|
AArch64PBQPRegAlloc.h
|
|
|
|
AArch64PerfectShuffle.h
|
|
|
|
AArch64PromoteConstant.cpp
|
|
|
|
AArch64RegisterInfo.cpp
|
AArch64: add backend option to reserve x18 (platform register)
|
2015-01-21 15:43:31 +00:00 |
|
AArch64RegisterInfo.h
|
|
|
|
AArch64RegisterInfo.td
|
|
|
|
AArch64SchedA53.td
|
|
|
|
AArch64SchedA57.td
|
|
|
|
AArch64SchedA57WriteRes.td
|
|
|
|
AArch64SchedCyclone.td
|
|
|
|
AArch64Schedule.td
|
|
|
|
AArch64SelectionDAGInfo.cpp
|
|
|
|
AArch64SelectionDAGInfo.h
|
|
|
|
AArch64StorePairSuppress.cpp
|
Clean up the AArch64 store pair suppression pass initialization
|
2015-01-27 07:54:36 +00:00 |
|
AArch64Subtarget.cpp
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64Subtarget.h
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64TargetMachine.cpp
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64TargetMachine.h
|
Move DataLayout back to the TargetMachine from TargetSubtargetInfo
|
2015-01-26 19:03:15 +00:00 |
|
AArch64TargetObjectFile.cpp
|
|
|
|
AArch64TargetObjectFile.h
|
|
|
|
AArch64TargetTransformInfo.cpp
|
Commoning of target specific load/store intrinsics in Early CSE.
|
2015-01-26 22:51:15 +00:00 |
|
CMakeLists.txt
|
|
|
|
LLVMBuild.txt
|
|
|
|
Makefile
|
|
|
