mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-09 10:05:41 +00:00
23ed37a6b7
This also makes TableGen able to compute sizes/offsets of synthesized indices representing tuples. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183061 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
792 B
TableGen
27 lines
792 B
TableGen
//===-- AMDGPURegisterInfo.td - AMDGPU register info -------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Tablegen register definitions common to all hw codegen targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
let Namespace = "AMDGPU" in {
|
|
|
|
foreach Index = 0-15 in {
|
|
// Indices are used in a variety of ways here, so don't set a size/offset.
|
|
def sub#Index : SubRegIndex<-1, -1>;
|
|
}
|
|
|
|
def INDIRECT_BASE_ADDR : Register <"INDIRECT_BASE_ADDR">;
|
|
|
|
}
|
|
|
|
include "R600RegisterInfo.td"
|
|
include "SIRegisterInfo.td"
|