mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
f588548a86
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15578 91177308-0d34-0410-b5e6-96231b3b80d8
49 lines
1.9 KiB
Makefile
49 lines
1.9 KiB
Makefile
##===- lib/Target/PowerPC/Makefile -------------------------*- Makefile -*-===##
|
|
#
|
|
# The LLVM Compiler Infrastructure
|
|
#
|
|
# This file was developed by the LLVM research group and is distributed under
|
|
# the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
#
|
|
##===----------------------------------------------------------------------===##
|
|
LEVEL = ../../..
|
|
LIBRARYNAME = powerpc
|
|
include $(LEVEL)/Makefile.common
|
|
|
|
TARGET = PowerPC
|
|
|
|
# Make sure that tblgen is run, first thing.
|
|
$(SourceDepend): PowerPCGenRegisterInfo.h.inc PowerPCGenRegisterNames.inc \
|
|
PowerPCGenRegisterInfo.inc PowerPCGenInstrNames.inc \
|
|
PowerPCGenInstrInfo.inc PowerPCGenCodeEmitter.inc
|
|
|
|
TDFILES = $(SourceDir)/$(TARGET).td $(wildcard $(SourceDir)/*.td) \
|
|
$(SourceDir)/../Target.td
|
|
|
|
$(TARGET)GenRegisterNames.inc:: $(TDFILES) $(TBLGEN)
|
|
@echo "Building $(TARGET).td register names with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-enums -o $@
|
|
|
|
$(TARGET)GenRegisterInfo.h.inc:: $(TDFILES) $(TBLGEN)
|
|
@echo "Building $(TARGET).td register information header with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc-header -o $@
|
|
|
|
$(TARGET)GenRegisterInfo.inc:: $(TDFILES) $(TBLGEN)
|
|
@echo "Building $(TARGET).td register information implementation with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc -o $@
|
|
|
|
$(TARGET)GenInstrNames.inc:: $(TDFILES) $(TBLGEN)
|
|
@echo "Building $(TARGET).td instruction names with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-enums -o $@
|
|
|
|
$(TARGET)GenInstrInfo.inc:: $(TDFILES) $(TBLGEN)
|
|
@echo "Building $(TARGET).td instruction information with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@
|
|
|
|
$(TARGET)GenCodeEmitter.inc:: $(TDFILES) $(TBLGEN)
|
|
@echo "Building $(TARGET).td code emitter"
|
|
$(VERB) $(TBLGEN) -I $(SourceDir) $< -gen-emitter -o $@
|
|
|
|
clean::
|
|
$(VERB) rm -f *.inc
|