mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-30 05:29:47 +00:00
7eedd07d5e
Summary: These ISA's didn't add any instructions so they are almost identical to Mips32r2 and Mips64r2. Even the ELF e_flags are the same, However the ISA revision in .MIPS.abiflags is 3 or 5 respectively instead of 2. Reviewers: vmedic Reviewed By: vmedic Subscribers: tomatabacu, llvm-commits, atanasyan Differential Revision: http://reviews.llvm.org/D7381 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@229695 91177308-0d34-0410-b5e6-96231b3b80d8
100 lines
2.8 KiB
LLVM
100 lines
2.8 KiB
LLVM
; RUN: llc < %s -march=mips -mcpu=mips2 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r2 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r3 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r5 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r6 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips3 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips4 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r2 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r3 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r5 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r6 | FileCheck %s \
|
|
; RUN: -check-prefix=ALL -check-prefix=GP64
|
|
|
|
define signext i1 @and_i1(i1 signext %a, i1 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: and_i1:
|
|
|
|
; ALL: and $2, $4, $5
|
|
|
|
%r = and i1 %a, %b
|
|
ret i1 %r
|
|
}
|
|
|
|
define signext i8 @and_i8(i8 signext %a, i8 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: and_i8:
|
|
|
|
; ALL: and $2, $4, $5
|
|
|
|
%r = and i8 %a, %b
|
|
ret i8 %r
|
|
}
|
|
|
|
define signext i16 @and_i16(i16 signext %a, i16 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: and_i16:
|
|
|
|
; ALL: and $2, $4, $5
|
|
|
|
%r = and i16 %a, %b
|
|
ret i16 %r
|
|
}
|
|
|
|
define signext i32 @and_i32(i32 signext %a, i32 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: and_i32:
|
|
|
|
; ALL: and $2, $4, $5
|
|
|
|
%r = and i32 %a, %b
|
|
ret i32 %r
|
|
}
|
|
|
|
define signext i64 @and_i64(i64 signext %a, i64 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: and_i64:
|
|
|
|
; GP32: and $2, $4, $6
|
|
; GP32: and $3, $5, $7
|
|
|
|
; GP64: and $2, $4, $5
|
|
|
|
%r = and i64 %a, %b
|
|
ret i64 %r
|
|
}
|
|
|
|
define signext i128 @and_i128(i128 signext %a, i128 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: and_i128:
|
|
|
|
; GP32: lw $[[T0:[0-9]+]], 24($sp)
|
|
; GP32: lw $[[T1:[0-9]+]], 20($sp)
|
|
; GP32: lw $[[T2:[0-9]+]], 16($sp)
|
|
; GP32: and $2, $4, $[[T2]]
|
|
; GP32: and $3, $5, $[[T1]]
|
|
; GP32: and $4, $6, $[[T0]]
|
|
; GP32: lw $[[T3:[0-9]+]], 28($sp)
|
|
; GP32: and $5, $7, $[[T3]]
|
|
|
|
; GP64: and $2, $4, $6
|
|
; GP64: and $3, $5, $7
|
|
|
|
%r = and i128 %a, %b
|
|
ret i128 %r
|
|
}
|