mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-02 11:30:10 +00:00
Summary: The MSA ld.[bhwd] and st.[bhwd] instructions scale the immediate by the element size before use as an offset. The offset must therefore be a multiple of the element size to be valid in these instructions. However, an unaligned base address is valid in MSA. This commit causes the compiler to emit valid code when the calculated offset is not a multiple of the element size by accounting for the offset using addiu and using a zero offset in the load/store. Depends on D2338 Reviewers: matheusalmeida Reviewed By: matheusalmeida Differential Revision: http://llvm-reviews.chandlerc.com/D2339 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@196777 91177308-0d34-0410-b5e6-96231b3b80d8
204 lines
6.9 KiB
C++
204 lines
6.9 KiB
C++
//===-- MipsSERegisterInfo.cpp - MIPS32/64 Register Information -== -------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the MIPS32/64 implementation of the TargetRegisterInfo
|
|
// class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "MipsSERegisterInfo.h"
|
|
#include "Mips.h"
|
|
#include "MipsAnalyzeImmediate.h"
|
|
#include "MipsMachineFunction.h"
|
|
#include "MipsSEInstrInfo.h"
|
|
#include "MipsSubtarget.h"
|
|
#include "llvm/ADT/BitVector.h"
|
|
#include "llvm/ADT/STLExtras.h"
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/CodeGen/ValueTypes.h"
|
|
#include "llvm/DebugInfo.h"
|
|
#include "llvm/IR/Constants.h"
|
|
#include "llvm/IR/Function.h"
|
|
#include "llvm/IR/Type.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
#include "llvm/Support/Debug.h"
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
#include "llvm/Support/raw_ostream.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/TargetOptions.h"
|
|
|
|
using namespace llvm;
|
|
|
|
MipsSERegisterInfo::MipsSERegisterInfo(const MipsSubtarget &ST)
|
|
: MipsRegisterInfo(ST) {}
|
|
|
|
bool MipsSERegisterInfo::
|
|
requiresRegisterScavenging(const MachineFunction &MF) const {
|
|
return true;
|
|
}
|
|
|
|
bool MipsSERegisterInfo::
|
|
requiresFrameIndexScavenging(const MachineFunction &MF) const {
|
|
return true;
|
|
}
|
|
|
|
const TargetRegisterClass *
|
|
MipsSERegisterInfo::intRegClass(unsigned Size) const {
|
|
if (Size == 4)
|
|
return &Mips::GPR32RegClass;
|
|
|
|
assert(Size == 8);
|
|
return &Mips::GPR64RegClass;
|
|
}
|
|
|
|
/// Get the size of the offset supported by the given load/store.
|
|
/// The result includes the effects of any scale factors applied to the
|
|
/// instruction immediate.
|
|
static inline unsigned getLoadStoreOffsetSizeInBits(const unsigned Opcode) {
|
|
switch (Opcode) {
|
|
case Mips::LD_B:
|
|
case Mips::ST_B:
|
|
return 10;
|
|
case Mips::LD_H:
|
|
case Mips::ST_H:
|
|
return 10 + 1 /* scale factor */;
|
|
case Mips::LD_W:
|
|
case Mips::ST_W:
|
|
return 10 + 2 /* scale factor */;
|
|
case Mips::LD_D:
|
|
case Mips::ST_D:
|
|
return 10 + 3 /* scale factor */;
|
|
default:
|
|
return 16;
|
|
}
|
|
}
|
|
|
|
/// Get the scale factor applied to the immediate in the given load/store.
|
|
static inline unsigned getLoadStoreOffsetAlign(const unsigned Opcode) {
|
|
switch (Opcode) {
|
|
case Mips::LD_H:
|
|
case Mips::ST_H:
|
|
return 2;
|
|
case Mips::LD_W:
|
|
case Mips::ST_W:
|
|
return 4;
|
|
case Mips::LD_D:
|
|
case Mips::ST_D:
|
|
return 8;
|
|
default:
|
|
return 1;
|
|
}
|
|
}
|
|
|
|
void MipsSERegisterInfo::eliminateFI(MachineBasicBlock::iterator II,
|
|
unsigned OpNo, int FrameIndex,
|
|
uint64_t StackSize,
|
|
int64_t SPOffset) const {
|
|
MachineInstr &MI = *II;
|
|
MachineFunction &MF = *MI.getParent()->getParent();
|
|
MachineFrameInfo *MFI = MF.getFrameInfo();
|
|
MipsFunctionInfo *MipsFI = MF.getInfo<MipsFunctionInfo>();
|
|
|
|
const std::vector<CalleeSavedInfo> &CSI = MFI->getCalleeSavedInfo();
|
|
int MinCSFI = 0;
|
|
int MaxCSFI = -1;
|
|
|
|
if (CSI.size()) {
|
|
MinCSFI = CSI[0].getFrameIdx();
|
|
MaxCSFI = CSI[CSI.size() - 1].getFrameIdx();
|
|
}
|
|
|
|
bool EhDataRegFI = MipsFI->isEhDataRegFI(FrameIndex);
|
|
|
|
// The following stack frame objects are always referenced relative to $sp:
|
|
// 1. Outgoing arguments.
|
|
// 2. Pointer to dynamically allocated stack space.
|
|
// 3. Locations for callee-saved registers.
|
|
// 4. Locations for eh data registers.
|
|
// Everything else is referenced relative to whatever register
|
|
// getFrameRegister() returns.
|
|
unsigned FrameReg;
|
|
|
|
if ((FrameIndex >= MinCSFI && FrameIndex <= MaxCSFI) || EhDataRegFI)
|
|
FrameReg = Subtarget.isABI_N64() ? Mips::SP_64 : Mips::SP;
|
|
else
|
|
FrameReg = getFrameRegister(MF);
|
|
|
|
// Calculate final offset.
|
|
// - There is no need to change the offset if the frame object is one of the
|
|
// following: an outgoing argument, pointer to a dynamically allocated
|
|
// stack space or a $gp restore location,
|
|
// - If the frame object is any of the following, its offset must be adjusted
|
|
// by adding the size of the stack:
|
|
// incoming argument, callee-saved register location or local variable.
|
|
bool IsKill = false;
|
|
int64_t Offset;
|
|
|
|
Offset = SPOffset + (int64_t)StackSize;
|
|
Offset += MI.getOperand(OpNo + 1).getImm();
|
|
|
|
DEBUG(errs() << "Offset : " << Offset << "\n" << "<--------->\n");
|
|
|
|
if (!MI.isDebugValue()) {
|
|
// Make sure Offset fits within the field available.
|
|
// For MSA instructions, this is a 10-bit signed immediate (scaled by
|
|
// element size), otherwise it is a 16-bit signed immediate.
|
|
unsigned OffsetBitSize = getLoadStoreOffsetSizeInBits(MI.getOpcode());
|
|
unsigned OffsetAlign = getLoadStoreOffsetAlign(MI.getOpcode());
|
|
|
|
if (OffsetBitSize < 16 && isInt<16>(Offset) &&
|
|
(!isIntN(OffsetBitSize, Offset) ||
|
|
OffsetToAlignment(Offset, OffsetAlign) != 0)) {
|
|
// If we have an offset that needs to fit into a signed n-bit immediate
|
|
// (where n < 16) and doesn't, but does fit into 16-bits then use an ADDiu
|
|
MachineBasicBlock &MBB = *MI.getParent();
|
|
DebugLoc DL = II->getDebugLoc();
|
|
unsigned ADDiu = Subtarget.isABI_N64() ? Mips::DADDiu : Mips::ADDiu;
|
|
const TargetRegisterClass *RC =
|
|
Subtarget.isABI_N64() ? &Mips::GPR64RegClass : &Mips::GPR32RegClass;
|
|
MachineRegisterInfo &RegInfo = MBB.getParent()->getRegInfo();
|
|
unsigned Reg = RegInfo.createVirtualRegister(RC);
|
|
const MipsSEInstrInfo &TII =
|
|
*static_cast<const MipsSEInstrInfo *>(
|
|
MBB.getParent()->getTarget().getInstrInfo());
|
|
BuildMI(MBB, II, DL, TII.get(ADDiu), Reg).addReg(FrameReg).addImm(Offset);
|
|
|
|
FrameReg = Reg;
|
|
Offset = 0;
|
|
IsKill = true;
|
|
} else if (!isInt<16>(Offset)) {
|
|
// Otherwise split the offset into 16-bit pieces and add it in multiple
|
|
// instructions.
|
|
MachineBasicBlock &MBB = *MI.getParent();
|
|
DebugLoc DL = II->getDebugLoc();
|
|
unsigned ADDu = Subtarget.isABI_N64() ? Mips::DADDu : Mips::ADDu;
|
|
unsigned NewImm = 0;
|
|
const MipsSEInstrInfo &TII =
|
|
*static_cast<const MipsSEInstrInfo *>(
|
|
MBB.getParent()->getTarget().getInstrInfo());
|
|
unsigned Reg = TII.loadImmediate(Offset, MBB, II, DL,
|
|
OffsetBitSize == 16 ? &NewImm : NULL);
|
|
BuildMI(MBB, II, DL, TII.get(ADDu), Reg).addReg(FrameReg)
|
|
.addReg(Reg, RegState::Kill);
|
|
|
|
FrameReg = Reg;
|
|
Offset = SignExtend64<16>(NewImm);
|
|
IsKill = true;
|
|
}
|
|
}
|
|
|
|
MI.getOperand(OpNo).ChangeToRegister(FrameReg, false, false, IsKill);
|
|
MI.getOperand(OpNo + 1).ChangeToImmediate(Offset);
|
|
}
|