mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-30 03:29:23 +00:00
49683f3c96
The new target machines are: nvptx (old ptx32) => 32-bit PTX nvptx64 (old ptx64) => 64-bit PTX The sources are based on the internal NVIDIA NVPTX back-end, and contain more functionality than the current PTX back-end currently provides. NV_CONTRIB git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156196 91177308-0d34-0410-b5e6-96231b3b80d8
92 lines
3.1 KiB
C++
92 lines
3.1 KiB
C++
//===-- NVPTXMCTargetDesc.cpp - NVPTX Target Descriptions -------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides NVPTX specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "NVPTXMCTargetDesc.h"
|
|
#include "NVPTXMCAsmInfo.h"
|
|
#include "llvm/MC/MCCodeGenInfo.h"
|
|
#include "llvm/MC/MCInstrInfo.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
#define GET_INSTRINFO_MC_DESC
|
|
#include "NVPTXGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_MC_DESC
|
|
#include "NVPTXGenSubtargetInfo.inc"
|
|
|
|
#define GET_REGINFO_MC_DESC
|
|
#include "NVPTXGenRegisterInfo.inc"
|
|
|
|
|
|
using namespace llvm;
|
|
|
|
static MCInstrInfo *createNVPTXMCInstrInfo() {
|
|
MCInstrInfo *X = new MCInstrInfo();
|
|
InitNVPTXMCInstrInfo(X);
|
|
return X;
|
|
}
|
|
|
|
static MCRegisterInfo *createNVPTXMCRegisterInfo(StringRef TT) {
|
|
MCRegisterInfo *X = new MCRegisterInfo();
|
|
// PTX does not have a return address register.
|
|
InitNVPTXMCRegisterInfo(X, 0);
|
|
return X;
|
|
}
|
|
|
|
static MCSubtargetInfo *createNVPTXMCSubtargetInfo(StringRef TT, StringRef CPU,
|
|
StringRef FS) {
|
|
MCSubtargetInfo *X = new MCSubtargetInfo();
|
|
InitNVPTXMCSubtargetInfo(X, TT, CPU, FS);
|
|
return X;
|
|
}
|
|
|
|
static MCCodeGenInfo *createNVPTXMCCodeGenInfo(StringRef TT, Reloc::Model RM,
|
|
CodeModel::Model CM,
|
|
CodeGenOpt::Level OL) {
|
|
MCCodeGenInfo *X = new MCCodeGenInfo();
|
|
X->InitMCCodeGenInfo(RM, CM, OL);
|
|
return X;
|
|
}
|
|
|
|
|
|
// Force static initialization.
|
|
extern "C" void LLVMInitializeNVPTXTargetMC() {
|
|
// Register the MC asm info.
|
|
RegisterMCAsmInfo<NVPTXMCAsmInfo> X(TheNVPTXTarget32);
|
|
RegisterMCAsmInfo<NVPTXMCAsmInfo> Y(TheNVPTXTarget64);
|
|
|
|
// Register the MC codegen info.
|
|
TargetRegistry::RegisterMCCodeGenInfo(TheNVPTXTarget32,
|
|
createNVPTXMCCodeGenInfo);
|
|
TargetRegistry::RegisterMCCodeGenInfo(TheNVPTXTarget64,
|
|
createNVPTXMCCodeGenInfo);
|
|
|
|
// Register the MC instruction info.
|
|
TargetRegistry::RegisterMCInstrInfo(TheNVPTXTarget32, createNVPTXMCInstrInfo);
|
|
TargetRegistry::RegisterMCInstrInfo(TheNVPTXTarget64, createNVPTXMCInstrInfo);
|
|
|
|
// Register the MC register info.
|
|
TargetRegistry::RegisterMCRegInfo(TheNVPTXTarget32,
|
|
createNVPTXMCRegisterInfo);
|
|
TargetRegistry::RegisterMCRegInfo(TheNVPTXTarget64,
|
|
createNVPTXMCRegisterInfo);
|
|
|
|
// Register the MC subtarget info.
|
|
TargetRegistry::RegisterMCSubtargetInfo(TheNVPTXTarget32,
|
|
createNVPTXMCSubtargetInfo);
|
|
TargetRegistry::RegisterMCSubtargetInfo(TheNVPTXTarget64,
|
|
createNVPTXMCSubtargetInfo);
|
|
|
|
}
|