mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-27 15:29:51 +00:00
This matches the format produced by the AMD proprietary driver. //==================================================================// // Shell script for converting .ll test cases: (Pass the .ll files you want to convert to this script as arguments). //==================================================================// ; This was necessary on my system so that A-Z in sed would match only ; upper case. I'm not sure why. export LC_ALL='C' TEST_FILES="$*" MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r` for f in $TEST_FILES; do # Check that there are SI tests: grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f if [ $? -eq 0 ]; then for match in $MATCHES; do sed -i -e "s/\([ :]$match\)/\L\1/" $f done # Try to get check lines with partial instruction names sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f fi done sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll //==================================================================// // Shell script for converting .td files (run this last) //==================================================================// export LC_ALL='C' sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
133 lines
5.1 KiB
LLVM
133 lines
5.1 KiB
LLVM
; RUN: llc -march=r600 -mcpu=SI -show-mc-encoding -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
declare i32 @llvm.r600.read.tidig.x() readnone
|
|
|
|
;;;==========================================================================;;;
|
|
;;; MUBUF LOAD TESTS
|
|
;;;==========================================================================;;;
|
|
|
|
; MUBUF load with an immediate byte offset that fits into 12-bits
|
|
; CHECK-LABEL: {{^}}mubuf_load0:
|
|
; CHECK: buffer_load_dword v{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0 offset:0x4 ; encoding: [0x04,0x00,0x30,0xe0
|
|
define void @mubuf_load0(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
entry:
|
|
%0 = getelementptr i32 addrspace(1)* %in, i64 1
|
|
%1 = load i32 addrspace(1)* %0
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; MUBUF load with the largest possible immediate offset
|
|
; CHECK-LABEL: {{^}}mubuf_load1:
|
|
; CHECK: buffer_load_ubyte v{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0 offset:0xfff ; encoding: [0xff,0x0f,0x20,0xe0
|
|
define void @mubuf_load1(i8 addrspace(1)* %out, i8 addrspace(1)* %in) {
|
|
entry:
|
|
%0 = getelementptr i8 addrspace(1)* %in, i64 4095
|
|
%1 = load i8 addrspace(1)* %0
|
|
store i8 %1, i8 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; MUBUF load with an immediate byte offset that doesn't fit into 12-bits
|
|
; CHECK-LABEL: {{^}}mubuf_load2:
|
|
; CHECK: buffer_load_dword v{{[0-9]}}, v[{{[0-9]+:[0-9]+}}], s[{{[0-9]+:[0-9]+}}], 0 addr64 ; encoding: [0x00,0x80,0x30,0xe0
|
|
define void @mubuf_load2(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
entry:
|
|
%0 = getelementptr i32 addrspace(1)* %in, i64 1024
|
|
%1 = load i32 addrspace(1)* %0
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; MUBUF load with a 12-bit immediate offset and a register offset
|
|
; CHECK-LABEL: {{^}}mubuf_load3:
|
|
; CHECK-NOT: ADD
|
|
; CHECK: buffer_load_dword v{{[0-9]}}, v[{{[0-9]+:[0-9]+}}], s[{{[0-9]+:[0-9]+}}], 0 addr64 offset:0x4 ; encoding: [0x04,0x80,0x30,0xe0
|
|
define void @mubuf_load3(i32 addrspace(1)* %out, i32 addrspace(1)* %in, i64 %offset) {
|
|
entry:
|
|
%0 = getelementptr i32 addrspace(1)* %in, i64 %offset
|
|
%1 = getelementptr i32 addrspace(1)* %0, i64 1
|
|
%2 = load i32 addrspace(1)* %1
|
|
store i32 %2, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
;;;==========================================================================;;;
|
|
;;; MUBUF STORE TESTS
|
|
;;;==========================================================================;;;
|
|
|
|
; MUBUF store with an immediate byte offset that fits into 12-bits
|
|
; CHECK-LABEL: {{^}}mubuf_store0:
|
|
; CHECK: buffer_store_dword v{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0 offset:0x4 ; encoding: [0x04,0x00,0x70,0xe0
|
|
define void @mubuf_store0(i32 addrspace(1)* %out) {
|
|
entry:
|
|
%0 = getelementptr i32 addrspace(1)* %out, i64 1
|
|
store i32 0, i32 addrspace(1)* %0
|
|
ret void
|
|
}
|
|
|
|
; MUBUF store with the largest possible immediate offset
|
|
; CHECK-LABEL: {{^}}mubuf_store1:
|
|
; CHECK: buffer_store_byte v{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0 offset:0xfff ; encoding: [0xff,0x0f,0x60,0xe0
|
|
|
|
define void @mubuf_store1(i8 addrspace(1)* %out) {
|
|
entry:
|
|
%0 = getelementptr i8 addrspace(1)* %out, i64 4095
|
|
store i8 0, i8 addrspace(1)* %0
|
|
ret void
|
|
}
|
|
|
|
; MUBUF store with an immediate byte offset that doesn't fit into 12-bits
|
|
; CHECK-LABEL: {{^}}mubuf_store2:
|
|
; CHECK: buffer_store_dword v{{[0-9]}}, v[{{[0-9]+:[0-9]+}}], s[{{[0-9]:[0-9]}}], 0 addr64 ; encoding: [0x00,0x80,0x70,0xe0
|
|
define void @mubuf_store2(i32 addrspace(1)* %out) {
|
|
entry:
|
|
%0 = getelementptr i32 addrspace(1)* %out, i64 1024
|
|
store i32 0, i32 addrspace(1)* %0
|
|
ret void
|
|
}
|
|
|
|
; MUBUF store with a 12-bit immediate offset and a register offset
|
|
; CHECK-LABEL: {{^}}mubuf_store3:
|
|
; CHECK-NOT: ADD
|
|
; CHECK: buffer_store_dword v{{[0-9]}}, v[{{[0-9]:[0-9]}}], s[{{[0-9]:[0-9]}}], 0 addr64 offset:0x4 ; encoding: [0x04,0x80,0x70,0xe0
|
|
define void @mubuf_store3(i32 addrspace(1)* %out, i64 %offset) {
|
|
entry:
|
|
%0 = getelementptr i32 addrspace(1)* %out, i64 %offset
|
|
%1 = getelementptr i32 addrspace(1)* %0, i64 1
|
|
store i32 0, i32 addrspace(1)* %1
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_sgpr_ptr:
|
|
; CHECK: buffer_store_dword v{{[0-9]+}}, s{{\[[0-9]+:[0-9]+\]}}, 0
|
|
define void @store_sgpr_ptr(i32 addrspace(1)* %out) #0 {
|
|
store i32 99, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_sgpr_ptr_offset:
|
|
; CHECK: buffer_store_dword v{{[0-9]+}}, s{{\[[0-9]+:[0-9]+\]}}, 0 offset:0x28
|
|
define void @store_sgpr_ptr_offset(i32 addrspace(1)* %out) #0 {
|
|
%out.gep = getelementptr i32 addrspace(1)* %out, i32 10
|
|
store i32 99, i32 addrspace(1)* %out.gep, align 4
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_sgpr_ptr_large_offset:
|
|
; CHECK: buffer_store_dword v{{[0-9]+}}, v{{\[[0-9]+:[0-9]+\]}}, s{{\[[0-9]+:[0-9]+\]}}, 0 addr64
|
|
define void @store_sgpr_ptr_large_offset(i32 addrspace(1)* %out) #0 {
|
|
%out.gep = getelementptr i32 addrspace(1)* %out, i32 32768
|
|
store i32 99, i32 addrspace(1)* %out.gep, align 4
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_vgpr_ptr:
|
|
; CHECK: buffer_store_dword v{{[0-9]+}}, v{{\[[0-9]+:[0-9]+\]}}, s{{\[[0-9]+:[0-9]+\]}}, 0 addr64
|
|
define void @store_vgpr_ptr(i32 addrspace(1)* %out) #0 {
|
|
%tid = call i32 @llvm.r600.read.tidig.x() readnone
|
|
%out.gep = getelementptr i32 addrspace(1)* %out, i32 %tid
|
|
store i32 99, i32 addrspace(1)* %out.gep, align 4
|
|
ret void
|
|
}
|