mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15612 91177308-0d34-0410-b5e6-96231b3b80d8
268 lines
6.4 KiB
TableGen
268 lines
6.4 KiB
TableGen
//===- SparcV9_F3.td - SparcV9 Format 3 Instructions -------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Format #3 classes
|
|
//
|
|
|
|
// F3 - Common superclass of all F3 instructions. All instructions have an op3
|
|
// field.
|
|
class F3 : InstV9 {
|
|
bits<6> op3;
|
|
let op{1} = 1; // Op = 2 or 3
|
|
let Inst{24-19} = op3;
|
|
}
|
|
|
|
// F3_rs1 - Common class of instructions that have an rs1 field
|
|
class F3_rs1 : F3 {
|
|
bits<5> rs1;
|
|
let Inst{18-14} = rs1;
|
|
}
|
|
|
|
// F3_rs1rs2 - Common class of instructions that only have rs1 and rs2 fields
|
|
class F3_rs1rs2 : F3_rs1 {
|
|
bits<5> rs2;
|
|
let Inst{4-0} = rs2;
|
|
}
|
|
|
|
// F3_rs1rs2 - Common class of instructions that only have rs1 and rs2 fields
|
|
class F3_rs1rs2rd : F3_rs1rs2 {
|
|
bits<5> rd;
|
|
let Inst{29-25} = rd;
|
|
}
|
|
|
|
// F3_rs1simm13 - Common class of instructions that only have rs1 and simm13
|
|
class F3_rs1simm13 : F3_rs1 {
|
|
bits<13> simm13;
|
|
let Inst{12-0} = simm13;
|
|
}
|
|
|
|
class F3_rs1simm13rd : F3_rs1simm13 {
|
|
bits<5> rd;
|
|
let Inst{29-25} = rd;
|
|
}
|
|
|
|
// F3_rs1rd - Common class of instructions that have an rs1 and rd fields
|
|
class F3_rs1rd : F3_rs1 {
|
|
bits<5> rd;
|
|
let Inst{29-25} = rd;
|
|
}
|
|
|
|
// F3_rs2 - Common class of instructions that don't use an rs1
|
|
class F3_rs2 : F3 {
|
|
bits<5> rs2;
|
|
let Inst{4-0} = rs2;
|
|
}
|
|
|
|
// F3_rs2rd - Common class of instructions that use rs2 and rd, but not rs1
|
|
class F3_rs2rd : F3_rs2 {
|
|
bits<5> rd;
|
|
let Inst{29-25} = rd;
|
|
}
|
|
|
|
// F3_rd - Common class of instructions that have an rd field
|
|
class F3_rd : F3 {
|
|
bits<5> rd;
|
|
let Inst{29-25} = rd;
|
|
}
|
|
|
|
// F3_rdrs1 - Common class of instructions that have rd and rs1 fields
|
|
class F3_rdrs1 : F3_rd {
|
|
bits<5> rs1;
|
|
let Inst{18-14} = rs1;
|
|
}
|
|
|
|
// F3_rdrs1simm13 - Common class of instructions that have rd, rs1, and simm13
|
|
class F3_rdrs1simm13 : F3_rdrs1 {
|
|
bits<13> simm13;
|
|
let Inst{12-0} = simm13;
|
|
}
|
|
|
|
// F3_rdrs1rs2 - Common class of instructions that have rd, rs1, and rs2 fields
|
|
class F3_rdrs1rs2 : F3_rdrs1 {
|
|
bits<5> rs2;
|
|
let Inst{4-0} = rs2;
|
|
}
|
|
|
|
|
|
// Specific F3 classes...
|
|
//
|
|
|
|
class F3_1<bits<2> opVal, bits<6> op3val, string name> : F3_rs1rs2rd {
|
|
let op = opVal;
|
|
let op3 = op3val;
|
|
let Name = name;
|
|
let Inst{13} = 0; // i field = 0
|
|
let Inst{12-5} = 0; // don't care
|
|
}
|
|
|
|
// The store instructions seem to like to see rd first, then rs1 and rs2
|
|
class F3_1rd<bits<2> opVal, bits<6> op3val, string name> : F3_rdrs1rs2 {
|
|
let op = opVal;
|
|
let op3 = op3val;
|
|
let Name = name;
|
|
let Inst{13} = 0; // i field = 0
|
|
let Inst{12-5} = 0; // don't care
|
|
}
|
|
|
|
class F3_2<bits<2> opVal, bits<6> op3val, string name> : F3_rs1simm13rd {
|
|
let op = opVal;
|
|
let op3 = op3val;
|
|
let Name = name;
|
|
let Inst{13} = 1; // i field = 1
|
|
}
|
|
|
|
// The store instructions seem to like to see rd first, then rs1 and imm
|
|
class F3_2rd<bits<2> opVal, bits<6> op3val, string name> : F3_rdrs1simm13 {
|
|
let op = opVal;
|
|
let op3 = op3val;
|
|
let Name = name;
|
|
let Inst{13} = 1; // i field = 1
|
|
}
|
|
|
|
class F3_3<bits<2> opVal, bits<6> op3val, string name> : F3_rs1rs2 {
|
|
let op = opVal;
|
|
let op3 = op3val;
|
|
let Name = name;
|
|
let Inst{29-25} = 0; // don't care
|
|
let Inst{13} = 0; // i field = 0
|
|
let Inst{12-5} = 0; // don't care
|
|
}
|
|
|
|
class F3_4<bits<2> opVal, bits<6> op3Val, string name> : F3_rs1simm13 {
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{29-25} = 0; // don't care
|
|
let Inst{13} = 1; // i field = 1
|
|
let Inst{12-0} = simm13;
|
|
}
|
|
|
|
class F3_5<bits<2> opVal, bits<6> op3Val, bits<3> rcondVal,
|
|
string name> : F3_rs1rs2rd {
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{13} = 0; // i field = 0
|
|
let Inst{12-10} = rcondVal; // rcond field
|
|
let Inst{9-5} = 0; // don't care
|
|
}
|
|
|
|
class F3_6<bits<2> opVal, bits<6> op3Val, bits<3> rcondVal,
|
|
string name> : F3_rs1 {
|
|
bits<10> simm10;
|
|
bits<5> rd;
|
|
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{29-25} = rd;
|
|
let Inst{13} = 1; // i field = 1
|
|
let Inst{12-10} = rcondVal; // rcond field
|
|
let Inst{9-0} = simm10;
|
|
}
|
|
|
|
//FIXME: classes 7-10 not defined!!
|
|
|
|
class F3_11<bits<2> opVal, bits<6> op3Val, string name> : F3_rs1rs2rd {
|
|
bit x;
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{13} = 0; // i field = 0
|
|
let Inst{12} = x;
|
|
let Inst{11-5} = 0; // don't care
|
|
}
|
|
|
|
class F3_12<bits<2> opVal, bits<6> op3Val, string name> : F3_rs1 {
|
|
bits<5> shcnt;
|
|
bits<5> rd;
|
|
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{29-25} = rd;
|
|
let Inst{13} = 1; // i field = 1
|
|
let Inst{12} = 0; // x field = 0
|
|
let Inst{11-5} = 0; // don't care
|
|
let Inst{4-0} = shcnt;
|
|
}
|
|
|
|
class F3_13<bits<2> opVal, bits<6> op3Val, string name> : F3_rs1 {
|
|
bits<6> shcnt;
|
|
bits<5> rd;
|
|
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{29-25} = rd;
|
|
let Inst{13} = 1; // i field = 1
|
|
let Inst{12} = 1; // x field = 1
|
|
let Inst{11-6} = 0; // don't care
|
|
let Inst{5-0} = shcnt;
|
|
}
|
|
|
|
class F3_14<bits<2> opVal, bits<6> op3Val,
|
|
bits<9> opfVal, string name> : F3_rs2rd {
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{18-14} = 0; // don't care
|
|
let Inst{13-5} = opfVal;
|
|
}
|
|
|
|
class F3_15<bits<2> opVal, bits<6> op3Val,
|
|
bits<9> opfVal, string name> : F3 {
|
|
bits<2> cc;
|
|
bits<5> rs1;
|
|
bits<5> rs2;
|
|
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{29-27} = 0; // defined to be zero
|
|
let Inst{26-25} = cc;
|
|
let Inst{18-14} = rs1;
|
|
let Inst{13-5} = opfVal;
|
|
let Inst{4-0} = rs2;
|
|
}
|
|
|
|
class F3_16<bits<2> opVal, bits<6> op3Val,
|
|
bits<9> opfval, string name> : F3_rs1rs2rd {
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{13-5} = opfval;
|
|
}
|
|
|
|
class F3_17<bits<2> opVal, bits<6> op3Val, string name> : F3_rs1rd {
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{13-0} = 0; // don't care
|
|
}
|
|
|
|
class F3_18<bits<5> fcn, string name> : F3 {
|
|
let op = 2;
|
|
let op3 = 0b111110;
|
|
let Name = name;
|
|
let Inst{29-25} = fcn;
|
|
let Inst{18-0 } = 0; // don't care;
|
|
}
|
|
|
|
class F3_19<bits<2> opVal, bits<6> op3Val, string name> : F3_rd {
|
|
let op = opVal;
|
|
let op3 = op3Val;
|
|
let Name = name;
|
|
let Inst{18-0} = 0; // don't care
|
|
}
|
|
|
|
// FIXME: class F3_20
|
|
// FIXME: class F3_21
|