mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 04:30:23 +00:00
cf9ca4fd5d
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239744 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
2.6 KiB
C++
71 lines
2.6 KiB
C++
//===-- HexagonMCCodeEmitter.h - Hexagon Target Descriptions ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
///
|
|
/// \file
|
|
/// \brief Definition for classes that emit Hexagon machine code from MCInsts
|
|
///
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef HEXAGONMCCODEEMITTER_H
|
|
#define HEXAGONMCCODEEMITTER_H
|
|
|
|
#include "llvm/MC/MCCodeEmitter.h"
|
|
#include "llvm/MC/MCExpr.h"
|
|
#include "llvm/MC/MCInst.h"
|
|
#include "llvm/MC/MCInstrInfo.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
#include "llvm/Support/raw_ostream.h"
|
|
|
|
namespace llvm {
|
|
|
|
class HexagonMCCodeEmitter : public MCCodeEmitter {
|
|
MCContext &MCT;
|
|
MCInstrInfo const &MCII;
|
|
std::unique_ptr<unsigned> Addend;
|
|
std::unique_ptr<bool> Extended;
|
|
std::unique_ptr<MCInst const *> CurrentBundle;
|
|
|
|
// helper routine for getMachineOpValue()
|
|
unsigned getExprOpValue(const MCInst &MI, const MCOperand &MO,
|
|
const MCExpr *ME, SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
public:
|
|
HexagonMCCodeEmitter(MCInstrInfo const &aMII, MCContext &aMCT);
|
|
|
|
// Return parse bits for instruction `MCI' inside bundle `MCB'
|
|
uint32_t parseBits(size_t Instruction, size_t Last, MCInst const &MCB,
|
|
MCInst const &MCI) const;
|
|
|
|
void encodeInstruction(MCInst const &MI, raw_ostream &OS,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
MCSubtargetInfo const &STI) const override;
|
|
|
|
void EncodeSingleInstruction(const MCInst &MI, raw_ostream &OS,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI,
|
|
uint32_t Parse, size_t Index) const;
|
|
|
|
// \brief TableGen'erated function for getting the
|
|
// binary encoding for an instruction.
|
|
uint64_t getBinaryCodeForInstr(MCInst const &MI,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
MCSubtargetInfo const &STI) const;
|
|
|
|
/// \brief Return binary encoding of operand.
|
|
unsigned getMachineOpValue(MCInst const &MI, MCOperand const &MO,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
MCSubtargetInfo const &STI) const;
|
|
}; // class HexagonMCCodeEmitter
|
|
|
|
} // namespace llvm
|
|
|
|
#endif /* HEXAGONMCCODEEMITTER_H */
|