mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
5a70dd1d82
Similar to gep (r230786) and load (r230794) changes.
Similar migration script can be used to update test cases, which
successfully migrated all of LLVM and Polly, but about 4 test cases
needed manually changes in Clang.
(this script will read the contents of stdin and massage it into stdout
- wrap it in the 'apply.sh' script shown in previous commits + xargs to
apply it over a large set of test cases)
import fileinput
import sys
import re
rep = re.compile(r"(getelementptr(?:\s+inbounds)?\s*\()((<\d*\s+x\s+)?([^@]*?)(|\s*addrspace\(\d+\))\s*\*(?(3)>)\s*)(?=$|%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|zeroinitializer|<|\[\[[a-zA-Z]|\{\{)", re.MULTILINE | re.DOTALL)
def conv(match):
line = match.group(1)
line += match.group(4)
line += ", "
line += match.group(2)
return line
line = sys.stdin.read()
off = 0
for match in re.finditer(rep, line):
sys.stdout.write(line[off:match.start()])
sys.stdout.write(conv(match))
off = match.end()
sys.stdout.write(line[off:])
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@232184 91177308-0d34-0410-b5e6-96231b3b80d8
30 lines
1.4 KiB
LLVM
30 lines
1.4 KiB
LLVM
; RUN: llc -regalloc=fast -optimize-regalloc=0 -no-integrated-as < %s | FileCheck %s
|
|
; PR7382
|
|
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
|
|
target triple = "x86_64-unknown-linux-gnu"
|
|
|
|
@.str = private constant [23 x i8] c"This should be -1: %d\0A\00" ; <[23 x i8]*> [#uses=1]
|
|
|
|
define i32 @main() {
|
|
entry:
|
|
%retval = alloca i32, align 4 ; <i32*> [#uses=3]
|
|
%v = alloca i32, align 4 ; <i32*> [#uses=3]
|
|
store i32 0, i32* %retval
|
|
%zero = load i32, i32* %retval
|
|
; The earlyclobber register EC0 should not be spilled before the inline asm.
|
|
; Yes, check-not can refer to FileCheck variables defined in the future.
|
|
; CHECK-NOT: [[EC0]]{{.*}}(%rsp)
|
|
; CHECK: bsr {{[^,]*}}, [[EC0:%...]]
|
|
%0 = call i32 asm "bsr $1, $0\0A\09cmovz $2, $0", "=&r,ro,r,~{cc},~{dirflag},~{fpsr},~{flags}"(i32 %zero, i32 -1) nounwind, !srcloc !0 ; <i32> [#uses=1]
|
|
store i32 %0, i32* %v
|
|
%tmp = load i32, i32* %v ; <i32> [#uses=1]
|
|
%call1 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([23 x i8], [23 x i8]* @.str, i32 0, i32 0), i32 %tmp) ; <i32> [#uses=0]
|
|
store i32 0, i32* %retval
|
|
%1 = load i32, i32* %retval ; <i32> [#uses=1]
|
|
ret i32 %0
|
|
}
|
|
|
|
declare i32 @printf(i8*, ...)
|
|
|
|
!0 = !{i32 191}
|