llvm-6502/invalid-MRRC2-arm.txt at fa1ebc6abe95b79b7f82030eea53586a8704eb7e - llvm-6502 - Applefritter: Git

6502/llvm-6502

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00

Silviu Baranga fa1ebc6abe Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the disassembler. Since the upredicability conditions are complex, C++ code was added to handle them.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155001 91177308-0d34-0410-b5e6-96231b3b80d8

2012-04-18 13:12:50 +00:00

5 lines

135 B

Plaintext

Raw Blame History

 # RUN: llvm-mc --disassemble %s -triple=armv7-linux-gnueabi |& FileCheck %s
 # CHECK: invalid instruction encoding
 x00 0x1a 0x50 0xfc