mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-21 00:32:23 +00:00
a10c01a6c6
Swift cores implement store barriers that are stronger than the ARM specification but weaker than general barriers. They are, in fact, just about enough to provide the ordering needed for atomic operations with release semantics. This patch makes use of that quirk. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185527 91177308-0d34-0410-b5e6-96231b3b80d8
72 lines
1.9 KiB
LLVM
72 lines
1.9 KiB
LLVM
; RUN: llc < %s -mtriple=armv7-apple-ios -verify-machineinstrs | FileCheck %s -check-prefix=ARM
|
|
; RUN: llc < %s -mtriple=armv7-apple-ios -O0 | FileCheck %s -check-prefix=ARM
|
|
; RUN: llc < %s -mtriple=thumbv7-apple-ios | FileCheck %s -check-prefix=THUMBTWO
|
|
; RUN: llc < %s -mtriple=thumbv6-apple-ios | FileCheck %s -check-prefix=THUMBONE
|
|
; RUN llc < %s -mtriple=armv4-apple-ios | FileCheck %s -check-prefix=ARMV4
|
|
|
|
define void @test1(i32* %ptr, i32 %val1) {
|
|
; ARM: test1
|
|
; ARM: dmb {{ish$}}
|
|
; ARM-NEXT: str
|
|
; ARM-NEXT: dmb {{ish$}}
|
|
; THUMBONE: test1
|
|
; THUMBONE: __sync_lock_test_and_set_4
|
|
; THUMBTWO: test1
|
|
; THUMBTWO: dmb {{ish$}}
|
|
; THUMBTWO-NEXT: str
|
|
; THUMBTWO-NEXT: dmb {{ish$}}
|
|
store atomic i32 %val1, i32* %ptr seq_cst, align 4
|
|
ret void
|
|
}
|
|
|
|
define i32 @test2(i32* %ptr) {
|
|
; ARM: test2
|
|
; ARM: ldr
|
|
; ARM-NEXT: dmb {{ish$}}
|
|
; THUMBONE: test2
|
|
; THUMBONE: __sync_val_compare_and_swap_4
|
|
; THUMBTWO: test2
|
|
; THUMBTWO: ldr
|
|
; THUMBTWO-NEXT: dmb {{ish$}}
|
|
%val = load atomic i32* %ptr seq_cst, align 4
|
|
ret i32 %val
|
|
}
|
|
|
|
define void @test3(i8* %ptr1, i8* %ptr2) {
|
|
; ARM: test3
|
|
; ARM: ldrb
|
|
; ARM: strb
|
|
; THUMBTWO: test3
|
|
; THUMBTWO: ldrb
|
|
; THUMBTWO: strb
|
|
; THUMBONE: test3
|
|
; THUMBONE: ldrb
|
|
; THUMBONE: strb
|
|
%val = load atomic i8* %ptr1 unordered, align 1
|
|
store atomic i8 %val, i8* %ptr2 unordered, align 1
|
|
ret void
|
|
}
|
|
|
|
define void @test4(i8* %ptr1, i8* %ptr2) {
|
|
; THUMBONE: test4
|
|
; THUMBONE: ___sync_val_compare_and_swap_1
|
|
; THUMBONE: ___sync_lock_test_and_set_1
|
|
%val = load atomic i8* %ptr1 seq_cst, align 1
|
|
store atomic i8 %val, i8* %ptr2 seq_cst, align 1
|
|
ret void
|
|
}
|
|
|
|
define i64 @test_old_load_64bit(i64* %p) {
|
|
; ARMV4: test_old_load_64bit
|
|
; ARMV4: ___sync_val_compare_and_swap_8
|
|
%1 = load atomic i64* %p seq_cst, align 8
|
|
ret i64 %1
|
|
}
|
|
|
|
define void @test_old_store_64bit(i64* %p, i64 %v) {
|
|
; ARMV4: test_old_store_64bit
|
|
; ARMV4: ___sync_lock_test_and_set_8
|
|
store atomic i64 %v, i64* %p seq_cst, align 8
|
|
ret void
|
|
}
|