Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-22 23:24:59 +00:00
Code Issues Projects Releases Wiki Activity
Files
feae00a68e819e661ff6fddd15be703670247c10
llvm-6502/test/CodeGen
History
Benjamin Kramer feae00a68e Give the rdrand instructions a SideEffect flag and a chain so MachineCSE and MachineLICM don't touch it.
I already had the necessary things in place for IR-level passes but missed the machine passes.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160137 91177308-0d34-0410-b5e6-96231b3b80d8
2012-07-12 18:14:57 +00:00
..
ARM
ARM: Fix optimizeCompare to correctly check safe condition.
2012-07-11 22:51:44 +00:00
CellSPU
Convert all tests using TCL-style quoting to use shell-style quoting.
2012-07-02 12:47:22 +00:00
CPP
…
Generic
Extend TargetPassConfig to allow running only a subset of the normal passes.
2012-07-02 19:48:45 +00:00
Hexagon
…
MBlaze
…
Mips
Test case for r160036.
2012-07-11 19:50:46 +00:00
MSP430
…
NVPTX
…
PowerPC
Fix the remaining TCL-style quotes found in the testsuite. This is
2012-07-02 19:09:46 +00:00
SPARC
test/CodeGen/SPARC/private.ll: Fixup. Forgot to prune old RUN lines.
2012-07-03 04:29:20 +00:00
Thumb
Fix the remaining TCL-style quotes found in the testsuite. This is
2012-07-02 19:09:46 +00:00
Thumb2
Fix the remaining TCL-style quotes found in the testsuite. This is
2012-07-02 19:09:46 +00:00
X86
Give the rdrand instructions a SideEffect flag and a chain so MachineCSE and MachineLICM don't touch it.
2012-07-12 18:14:57 +00:00
XCore
Fix pattern for MKMSK instruction.
2012-06-13 17:59:12 +00:00
Powered by Gitea Version: 1.24.3 Page: 3198ms Template: 571ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API