mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-23 01:30:19 +00:00
fddb7667ca
When a target instruction wants to set target-specific flags, it should simply
set bits in the TSFlags bit vector defined in the Instruction TableGen class.
This works well because TableGen resolves member references late:
class I : Instruction {
AddrMode AM = AddrModeNone;
let TSFlags{3-0} = AM.Value;
}
let AM = AddrMode4 in
def ADD : I;
TSFlags gets the expected bits from AddrMode4 in this example.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@100384 91177308-0d34-0410-b5e6-96231b3b80d8
66 lines
2.4 KiB
TableGen
66 lines
2.4 KiB
TableGen
//===- MSP430.td - Describe the MSP430 Target Machine ---------*- tblgen -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
// This is the top level entry point for the MSP430 target.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Target-independent interfaces
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Subtarget Features.
|
|
//===----------------------------------------------------------------------===//
|
|
def FeatureX
|
|
: SubtargetFeature<"ext", "ExtendedInsts", "true",
|
|
"Enable MSP430-X extensions">;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// MSP430 supported processors.
|
|
//===----------------------------------------------------------------------===//
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"generic", []>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Register File Description
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "MSP430RegisterInfo.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Calling Convention Description
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "MSP430CallingConv.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction Descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "MSP430InstrInfo.td"
|
|
|
|
def MSP430InstrInfo : InstrInfo;
|
|
|
|
def MSP430InstPrinter : AsmWriter {
|
|
string AsmWriterClassName = "InstPrinter";
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Target Declaration
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def MSP430 : Target {
|
|
let InstructionSet = MSP430InstrInfo;
|
|
let AssemblyWriters = [MSP430InstPrinter];
|
|
}
|
|
|