mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
7934a2a9f1
Summary: This is consistent with the integrated assembler. All mips64 codegen tests previously passed -mcpu. Removed -mcpu from blez_bgez.ll and const-mult.ll to cover the default case. Ideally, the two implementations of selectMipsCPU() will be merged but it's proven difficult to find a home for the function that doesn't cause link errors. For now, we'll hoist the common functionality into a function and mark it with FIXME's. Reviewers: jacksprat, matheusalmeida Reviewed By: matheusalmeida Differential Revision: http://llvm-reviews.chandlerc.com/D2830 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201782 91177308-0d34-0410-b5e6-96231b3b80d8
49 lines
1.3 KiB
LLVM
49 lines
1.3 KiB
LLVM
; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=CHECK
|
|
; RUN: llc -march=mips64el < %s | FileCheck %s -check-prefix=CHECK -check-prefix=CHECK64
|
|
|
|
; CHECK-LABEL: mul5_32:
|
|
; CHECK: sll $[[R0:[0-9]+]], $4, 2
|
|
; CHECK: addu ${{[0-9]+}}, $[[R0]], $4
|
|
|
|
define i32 @mul5_32(i32 %a) {
|
|
entry:
|
|
%mul = mul nsw i32 %a, 5
|
|
ret i32 %mul
|
|
}
|
|
|
|
; CHECK-LABEL: mul27_32:
|
|
; CHECK-DAG: sll $[[R0:[0-9]+]], $4, 2
|
|
; CHECK-DAG: addu $[[R1:[0-9]+]], $[[R0]], $4
|
|
; CHECK-DAG: sll $[[R2:[0-9]+]], $4, 5
|
|
; CHECK: subu ${{[0-9]+}}, $[[R2]], $[[R1]]
|
|
|
|
define i32 @mul27_32(i32 %a) {
|
|
entry:
|
|
%mul = mul nsw i32 %a, 27
|
|
ret i32 %mul
|
|
}
|
|
|
|
; CHECK-LABEL: muln2147483643_32:
|
|
; CHECK-DAG: sll $[[R0:[0-9]+]], $4, 2
|
|
; CHECK-DAG: addu $[[R1:[0-9]+]], $[[R0]], $4
|
|
; CHECK-DAG: sll $[[R2:[0-9]+]], $4, 31
|
|
; CHECK: addu ${{[0-9]+}}, $[[R2]], $[[R1]]
|
|
|
|
define i32 @muln2147483643_32(i32 %a) {
|
|
entry:
|
|
%mul = mul nsw i32 %a, -2147483643
|
|
ret i32 %mul
|
|
}
|
|
|
|
; CHECK64-LABEL: muln9223372036854775805_64:
|
|
; CHECK64-DAG: dsll $[[R0:[0-9]+]], $4, 1
|
|
; CHECK64-DAG: daddu $[[R1:[0-9]+]], $[[R0]], $4
|
|
; CHECK64-DAG: dsll $[[R2:[0-9]+]], $4, 63
|
|
; CHECK64: daddu ${{[0-9]+}}, $[[R2]], $[[R1]]
|
|
|
|
define i64 @muln9223372036854775805_64(i64 %a) {
|
|
entry:
|
|
%mul = mul nsw i64 %a, -9223372036854775805
|
|
ret i64 %mul
|
|
}
|